BALLISTIC MISSILE DEFENSE ORGANIZATION 7100 Defense Pentagon Washington, D.C. 20301-7100

GEORGIA TECH GT-VSNI VLSI DESIGN VERIFICATION DOCUMENT

VLSI DEVELOPMENT REPORT REPORT NO. VDR-0142-90-002 MAY 23, 1990

GUIDANCE, NAVIGATION AND CONTROL DIGITAL EMULATION TECHNOLOGY LABORATORY

Contract No. DASG60-89-C-0142
Sponsored By
The United States Army Strategic Defense Command

COMPUTER ENGINEERING RESEARCH LABORATORY

Georgia Institute of Technology Atlanta, Georgia 30332 - 0540


Contract Data Requirements List Item A006


Period Covered: Not Applicable

Type Report: As Required

DISTRIBUTION STATEMENT A
Approved for Public Release
Distribution Unlimited

20010829 005





GEORGIA TECH GT-VSNI VLSI DESIGN VERIFICATION DOCUMENT

May 23, 1990

Wei Siong Tan

COMPUTER ENGINEERING RESEARCH LABORATORY

Georgia Institute of Technology Atlanta, Georgia 30332 - 0540

Eugene L. Sanders

USASDC

Contract Monitor

Cecil O. Alford

Georgia Tech

Project Director

Copyright 1990

Georgia Tech Research Corporation Centennial Research Building

Atlanta, Georgia 30332

GEORGIA TECH GT-VSNI VLSI DESIGN VERIFICATION DOCUMENT

1.0 INTRODUCTION

There are eleven (11) Georgia Tech VLSI designs (see Table 1) in the AHAT Program. Each of these designs has been produced by Georgia Tech using the Genesil Silicon Compiler. Each design has passed the design verification process at Silicon Compiler Systems/Mentor Graphics and each has been fabricated in a bulk CMOS process (fabrication of certain chips was not complete when this document was released). Each of the Georgia Tech designs listed in Table 1 is being delivered to USASDC and to the Harris Corporation for conversion and fabrication in a rad-hard process. The program under which this work is done is AHAT (Advanced Hardened Avionics Technology). This document includes design information for the Georgia Tech serial network interface chip, GT-VSNI.

TABLE 1. GEORGIA TECH CHIP SET FOR AHAT

Design	DV PASSED	TAPE DELIV.	FABRICATED	TESTED
GT-VFPU	1/17/89	5/10/90	5/19/89	
GT-VNUC			3/13/03	4/6/90
GT-VTF				
GT-VTHR				
GT-VCLS	1/26/90			
GT-VCTR	2/8/90			
GT-VIAG				
GT-VDAG				
GT-VSNI	1/17/89	5/23/89	4/14/89	
GT-VSM8	1/17/89	0/20/03		
GT-VSF	9/12/89		5/6/89	4/18/89

- 1. Scheduled March 31, 1991
- 2. Scheduled December 31, 1990

Table of Contents

1.	Design Verification Checklist	1
2.	Packaging Information	9
3.	Pinout Specification	14
4	Timing Information	30

APPENDIX A DESIGN VERIFICATION CHECKLIST

1.	DV (CONTROL NUMBER :	(Assigned b	y SCI)
2.	CUS	TOMER INFORMATION		
	C	ustomer Name: Georgia Tech Ch	ip Name: XS	erial (GT-VSNI/1)
	P	roject Manager: Dr. C. O. Alford	Phone:	(404) 894-2533
	D	esign Engineer: Wei Siong Tan	Phone:	(404) 894-2508
			Phone:	
	T	est Engineer : Wei Siong Tan		(404) 894-2508
_			rnone:	
3.	SCI (CONTACT: Girish Kumar		
4.	REGI	RESSION		
	4.1	Name of Session Log from recompile:	build_all.	session
	4 2	Name of Simulation And Thinking Comman	d File pun	all vectors 001
	7.2	Name of Simulation XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	id File: run	all vectors.our
5. 1	FUNC	TIONAL INFORMATION (check when incl	uded)	
	5.1	Block Diagram : OK		
	5.2	Functional Description : OK		
	5.3			Oν
		Annotated Views: OK Anno	tated Schem	atics: UN
	5.5			
	5.6	Pin Description : OK Att	ach the _00	1.216 file.
5. l	PHYS	ICAL INFORMATION		
	6.1	Fabline : NSC-CN12A		-
	6.2	Plots:		
		Chip Route (D size): OK Bondi	ng Diagram ((A size) : <u>OK</u>
	6.3	Die Size: Reported Die Size:	300.9	91x272.17
		Maximum Acceptable Die S	Size: 325x3	325
		Minimum Acceptable Die	Size: none	
	. ,	CDCA120E		
,	5.4	Genesil Package Name : CPGA120E	4-14-4	
		If nonstandard, package spec is	Tucingea	
(5.5	Cavity/Well Size : 434 mils	by 434	mils
(5.6	Size of database: 40 Meg		
		Tape density: 62501600T	K50 _{XXX}	

ELECTRICAL II	TORMATION	1				
7.1 Chip Fre	equency Fied in net	list: 1	O Meg.	Tar	vet frequen	Proc_clk
7.2 Power Di						
7.3 Operatin						
IMULATION				_		
3.1 Number o	f Clocking	Regimes	: 2			
Clock Pad 1. Net clk	Name DIV/	'NO DIV	Ext Clock Net_clk	Name I	nt PHASE A/ PHASE T/P	PHASE B Nam PHASE D
2. <u>Proc_clk</u> 3.	<u></u>	liv	Proc_clk		PHASE_A/P	HASE_B
4 5.						
						
Name:	design_ini ion: Executo	t.080 e "desi	gn_init" pri	or to		
Name:	design_ini ion: Executo 089. Execu	t.080 e "desi te "asy		or to	the executi	
Name: Descript vector10.	design_ini ion: Execut 089. Execut Tests:	t.080 e "desi te "asyı	gn_init" pri nc setup" pr	or to	the execut	
Descript vector10. Affected Name: Descripti	design_ini ion: Execut 089. Execut Tests:	t.080 e "desi te "asyı	gn_init" pri nc setup" pr	or to	the execut	on of vecto
Name: Descript vector10. Affected Name: Descripti Affected	design_ini ion: Execut 089. Execut Tests: Tests:	t.080 e "desi te "asyı	gn_init" pri nc setup" pr	or to	the execut	on of vector
Name:	design_ini ion: Execut 089. Execut Tests: Tests:	t.080 e "desig te "asyn	gn_init" pri nc setup" pr	or to	the execut	on of vector

8.3 Test Vector Set:

NOTE:	Test	vectors written one phase per vector have a maximum
		frequency on the IMS Tester of 10 MHz.
	Test	vectors written one cycle per vector have a maximum
		frequency on the IMS Tester of 20 MHz.

Name: run all_vectors.001	• Name: run_all_vectors.001		No	of vectors:	25,1	81
Portions of Chip Tested: all (refer to chip document page 15 to Use for switch level simulation? Y N yes Use for tester? Y N yes Name:	Generated using MASH: XXX trac	ceobj:		other:		
Portions of Chip Tested: all (refer to chip document page 15 to Use for switch level simulation? Y N yes Use for tester? Y N yes Name:	Timing Resolution: phase XX	cycle	XX	other:		
Portions of Chip Tested: all (refer to chip document page 15 to Use for switch level simulation? Y N yes Use for tester? Y N yes Name:	Description: vector 0.089, ve	ectorl	0:089	have timing	reso	lution
Portions of Chip Tested: all (refer to chip document page 15 to Use for switch level simulation? Y N yes Use for tester? Y N yes Name:	cycles. vector11.089 has timing	resol	ution	of phases.		
Use for switch level simulation? Y N yes Use for tester? Y N yes Name:						
Name: No of vectors: Generated using MASM: traceobj: other: Timing Resolution: phase cycle other: Description: Vectors: vecto				· · · · · · · · · · · · · · · · · · ·	age 19	5 to 1
Name: No of vectors: Generated using MASM: traceobj: other: Timing Resolution: phase cycle other: Description: Variable of Chip Tested: Use for switch level simulation? Y N Use for tester? Y N Name: No of vectors: Generated using MASM: traceobj: other: Timing Resolution: phase cycle other: Description:	Use for switch level simulation?	Y	N	yes		
Portions of Chip Tested: Use for switch level simulation? Y N Use for tester? Y N Name: No of vectors: Generated using MASM: traceobj: other: Timing Resolution: phase cycle other: Description:	use for tester?	Y	N	yes		
Portions of Chip Tested: Use for switch level simulation? Y N Use for tester? Y N Name: No of vectors: Generated using MASM: traceobj: other: Timing Resolution: phase cycle other: Description:	Name:		No	of vectors:		
Portions of Chip Tested: Use for switch level simulation? Y N Use for tester? Y N Name: No of vectors: Generated using MASM: traceobj: other: Timing Resolution: phase cycle other: Description:	Generated using MASM: trac	eobi:		other:		
Portions of Chip Tested: Use for switch level simulation? Y N Use for tester? Y N Name: No of vectors: Generated using MASM: traceobj: other: Timing Resolution: phase cycle other: Description:	Timing Resolution: phase Description:	cycle		other:		
Name: No of vectors: Generated using MASM: traceobj: other: Timing Resolution: phase cycle other: Description:	Use for switch level simulation?	Y	N			
Description:		_	-			
Description:	Name:		_ No	of vectors:		
Description:	Generated using MASM: trace	≥obj:		_ other:		
Portions of Chip Tested:	Description:	cycle		other:		
	Portions of Chip Tested:					
Use for switch level simulation? Y N	Use for switch level simulation?	Y	N			

4. Name:	No. of
Generated using MASM:	No of vectors:
Timing Resolution: phase	cycle other:
	cycle other: _
Use for switch level simular Use for tester?	
Generated water May	No of vectors:
Timing Resolution	No of vectors: traceobj: other:
Description:	cycle other:
Use for switch level simula Use for tester?	
Name:	No of vectors:
Generated using MASM:	traceobj: other:
liming Resolution: phase	cycle other:
Description:	
Jse for switch level simulati Jse for tester?	lon? Y N Y N
Jame:	•
enerated using MASM: t	No of vectors:
iming Resolution: phase	cycle other:
escription:	other:
ortions of Chip Tested:	
se for switch level simulation	on? Y N
e for tester?	V M

9. TIMING ANALYSIS

9.1	Environment		
	Temperature Coeffic Operating Temp Operating Voltage	: from U C (min)	ee C / Watt (theta_JA) to
	room junction temp maximum junction te	= 25 + (theta_JA * Power)	= 46.56 degrees C
	maximum ambient	temp + (theta_JA * Power) = 91.56 degrees C
9.2	Include the following		
	guaranteed model 5.0V (@47 C) room temp	guaranteed model min operating V (@ 4. max junction temp(@ 9	target model 5V) min operating V 2C) max junction temp
.3	Cycle: OK Setup/Hold: OK Output Delay: OK Path Delay: OK	Cycle: OK Setup/Hold: OK Output Delay: OK Path Delay: OK	Cycle: Setup/Hold: Output Delay: Path Delay:
	Name: Description:		
	Name:		
_			
n:	ame:		
De	escription:		
	ame:		
_			

9.4	Critical	Boundary	Conditions:
-----	----------	----------	-------------

List critical paths here or annotate the timing report. Attach additional pages if needed.

Clocks

	Net clk	Proc clk
1 70	XABAXX	社会现在文
 Phase 1 High Phase 2 High 	20.7	24.2
3. Symmetric Cycle	22.1	41.7
4. Minimum Cycle	$\frac{44.1}{44.1}$	$-\frac{70.2}{70.2}$
	44.1	70.2

Outputs

1.	Signal Name load (pF) all of the signals use default load	delay	limit
2.	(see the attached timing report)		
3.			
4.			
5.			
6. 7.			
8.			
9.			
ó.			

Inputs

	 			
				· _
	 			
				 _
				_

9.5 Hold Time Violations: none

10. DC CHARACTERISTICS - CMOS

		CONDITIONS	CONDITIONS	· · · · · · · · · · · · · · · · · · ·	
PARA	METERS DESCRIPTION	0 to 70	-55 to +125	HIN	XAM
DATA	PAD INPUT ONLY				
VIH	Input High Voltage			2.0V	
VIL	Input Low Voltage			2.04	0.87
IIL	Input Leakage	VSS <vin<vdd< td=""><td>VSS<vin<vdd< td=""><td>-100uA</td><td></td></vin<vdd<></td></vin<vdd<>	VSS <vin<vdd< td=""><td>-100uA</td><td></td></vin<vdd<>	-100uA	
CIN	Input Capacitance		V55 (V211 (V25	-10001	6.0pf
DATA	PAD OUTPUT ONLY				•
VOH	Output High Voltage	VDD= 4.5V	VDD= 4.5V	2.40	
		IOH=-2.2	IOH=-2mA		
VOL	Output Low Voltage	VDD= 4.5V	VDD = 4.5V		0.40
		IOL= 6mA	IOL = 5mA		
IOZ	Output Leakage	VSS <vout<vdd< td=""><td>VSS<vout<vdd< td=""><td>-100u</td><td>4 100uA</td></vout<vdd<></td></vout<vdd<>	VSS <vout<vdd< td=""><td>-100u</td><td>4 100uA</td></vout<vdd<>	-100u	4 100uA
	current(high Z)				
COUT	Output Capacitance				7.0pf
DATA I	PAD INPUT/OUTPUT				
VOH	Output High Voltage	VDD= 4.5V	VDD= 4.5V	2.40	·
		IOH=-2.2	IOH=-2mA		
VOL	Output Low Voltage	VDD= 4.5V	VDD= 4.5V		0.4
		IOL= 6mA	IOL= 5mA		
VIH ·	Input High Voltage			2.00	
VIL	Input Low Voltage				0.87
IOZ	Output leakage	VSS <vout<vdd< td=""><td>VSS<vout<vdd< td=""><td>-100uA</td><td>100uA</td></vout<vdd<></td></vout<vdd<>	VSS <vout<vdd< td=""><td>-100uA</td><td>100uA</td></vout<vdd<>	-100uA	100uA
CIO	current (high Z)				
C10	Input/Output Capacita	nce	in the same	•	7.0pf
CLOCK	PAD		* * * * * * * * * * * * * * * * * * *		**************************************
VIH	Input High Voltage			3.9V	
VIL	Input Low Voltage				0.6V
IIL	Input Leakage	VSS <vin<vdd< td=""><td>VSS<vin<vdd< td=""><td>-100uA</td><td>100uA</td></vin<vdd<></td></vin<vdd<>	VSS <vin<vdd< td=""><td>-100uA</td><td>100uA</td></vin<vdd<>	-100uA	100uA
CIN	Input Capacitance				15pf

NOTE: All parameters are measured at a supply voltage of VDD = 5V +/- 10% and a junction temperature of 125 C.

11. TAPEOUT AND TESTING SPECIFICATION

Prototype Brokerage Service Purchased? xxx yesno If yes: PO #will be provided at later date
12. CUSTOMER CHECKLIST COMMENTS
Pre-Verification Comments We request that SCS inform us of the fault coverage of the test vectors we provided.
If the test coverage is low, we will provide additional test vectors.
The die size as it stands now causes design errors on the packaging.
This is not corrected because to do that would require trial and error (ad hoc)
expansion of the chip size. The die size already exceeds the minimum die size 13. CUSTOMER CHECKLIST APPROVAL requirement for the PGA120E package.
The undersigned understands that if any design changes are initiated by the Customer subsequent to this sign-off, the Customer is liable for any charges imposed by Silicon Compilers as agreed to in either the Design Verification Terms & Conditions or the Prototype Brokerage Services Terms & Conditions.
Customer Approval: Months Bushing Date 6,8,88 Title: Ac-Southest aux
14. SCI CHECKLIST APPROVAL
Pre-Verification Comments
SCI Approval : Date/_ /
Title:

11.2.1.3 CPGA100e

TYPE: 100 Lead Ceramic Pin-Grid Array

DIMENSIONS:

w = 1.332 inch. PACKAGE 1 = 1.332 inch. h = .134 inch.

w = .433 inch. CAVITY l = .433 inch.

.100 inch. LEAD SPACING:

MAXIMUM DIE SIZE: .393 x .393 inch./side*
MINIMUM DIE SIZE: .193 x .193 inch./side*
MAXIMUM BOND LENGTH: .120 inch.*
MAXIMUM BOND ANGLE: 45 deg.*

TEMPERATURE COEFFICIENT: 35 deg. C/Watt

11.2.1.4 CPGA120e

TYPE: 120 Lead Ceramic Pin-Grid Array

DIMENSIONS:

w = 1.332 inch.PACKAGE 1 = 1.332 inch. h = .134 inch.


w = .433 inch. CAVITY 1 = .433 inch.

.100 inch. LEAD SPACING:


MAXIMUM DIE SIZE: .393 x .393 inch./side*
MINIMUM DIE SIZE: .193 x .193 inch./side*


.120 inch.* MAXIMUM BOND LENGTH: MAXIMUM BOND ANGLE: 45 deg.*


TEMPERATURE COEFFICIENT: 35 deg. C/Watt





.











```
east {
  "Ra[3]" = 1
  "Ra[4]" = 2
  "Ra[5]" = 3
  "Ra[6]" = 4
  "Ra[7]" = 5
  "Rb[0]" = 6
  "Rb[1]" = 7
  "Rb[2]" = 8
  "Rb[3]" = 9
  "Ring vss[1]" = 10
  "Ring vdd[1]" = 11
"Rb[4]" = 12
  "Rb[5]" = 13
  "Rb[6]" = 14
  "Rb[7]" = 15
  "Rc[0]" = 16
  "Rc[1]" = 17
  "Rc[2]" = 18
  "Rc[3]" = 19
  "Ring vss[2]" = 20
  "Ring vdd[2]" = 21
  "Rc[4]" = 22
  "Rc[5]" = 23
  "Rc[6]" = 24
  "Rc[7]" = 25
  "Rd[0]" = 26
  "Rd[1]" = 27
  "Rd[2]" = 28
  "Rd[3]" = 29
  "Rd[4]" = 30
  }
north
  {
"Ring_vss[0]" = 32
"Rd[5]" = 33
  "Rd[6]" = 34
  "Rd[7]" = 35
  "Data[0]" = 36
  "Data[1]" = 37
  "Data[2]" = 38
  "Data[3]" = 39
  "Ring_vss[3]" = 40
  "Ring\_vdd[3]" = 41
  "Data[4]" = 42
  "Data[5]" = 43
  "Data[6]" = 44
  "Data[7]" = 45
  "Label" = 0
  "Proc_clk" = 46,47,48
  "N xa\bar{c}k" = 49
  "\overline{\text{Core}} vss" = 50
  "N me\overline{m} write" = 51
  "N^-mem^-read" = 52
  "N chip select" = 53
  "Address[0]" = 54
```

```
Address[1] = 55
   Address[2] = 56
  "R eq f = 2"
"F[0]" = 58
                  = 57
   "F[1]" = 59
west
   F[2] = 61
   "F[3]" = 62
   "F[4]" = 63
   "F[5]" = 64
   "F[6]" = 65
   "F[7]" = 66
   "F[8]" = 67
  "F[9]" = 68
  "F[10]" = 69
   "F[11]" = 70
   "F[12]" = 71
  "F[13]" = 72
  "F[14]" = 73
  "F[15]" = 74
   "F[16]" = 75
   "F[17]" = 76
   "F[18]" = 77
  "F[19]" = 78
   "F[20]" = 79
  "F[21]" = 80
  "F[22]" = 81
  "F[23]" = 82
  "F[24]" = 83
  "F[25]" = 84
  "F[26]" = 85
  "F[27]" = 86
  "F[28]" = 87
  "F[29]" = 88
   "F[30]" = 89
  "F[31]" = 90
  }
south
   "Ring vdd[4]" = 92
  "Host^-dav" = 93
  "Host rfi" = 94
"Net dav" = 95
  "Net rfi" = 96
  "Net error" = 97
  "IO\_opcode[2]" = 98
  "IO_opcode[1]" = 99
  "IO opcode[0]" = 100
"R_bus_en[0]" = 101
  "R_bus_en[1]" = 102
  "Proc \overline{r}un" = 103
  "Core_vdd" = 104
"Net_run" = 105
  "Net\_sync" = 106
```

```
"Transfer_out" = 107
"Transfer_in" = 108
"Serial in" = 109
"Net clk" = 110,111,112
"Dav" = 113
"Rfi" = 114
"Serial_out" = 115
"Ra[0]" = 116
"Ra[1]" = 117
"Ra[2]" = 118
"Ring_vdd[0]" = 119
}
```

```
pinout:
pad = "Corner vss[0]" :
         location = (47201, -2726);
         orientation = R90;
         pinout = 120;
pad = "Ra[3]":
         location = (47201, -1560);
        orientation = R90;
        pinout = 1;
 ad = "Ra[4]":
        location = (47201, -6);
        orientation = R90;
        pinout = 2;
pad = "Ra[5]":
        location = (47201, 1548);
        orientation = R90;
        pinout = 3;
pad = "Ra[6]" :
        location = (47201, 3102);
        orientation = R90;
        pinout = 4;
 ad = "Ra[7]" :
        location = (47201, 4656);
        orientation = R90;
        pinout = 5;
pad = "Rb[0]" :
        location = (47201,6210);
        orientation = R90;
        pinout = 6;
pad = "Rb[1]" :
        location = (47201,7764);
        orientation = R90;
        pinout = 7;
pad = "Rb[2]":
        location = (47201,9319);
        orientation = R90;
        pinout = 8;
 ad = "Rb[3]":
```

```
location = (47201, 10873);
         orientation = R90;
        pinout = 9;
pad = "Ring_vss[1]" :
         location = (47201, 12427);
        orientation = R90;
        pinout = 10;
pad = "Ring_vdd[1]" :
        location = (47201, 13981);
        orientation = R90;
        pinout = 11;
pad = "Rb[4]":
        location = (47201, 15535);
        orientation = R90;
        pinout = 12;
pad = "Rb[5]":
        location = (47201, 17089);
        orientation = R90;
        pinout = 13;
pad = Rb[6]":
        location = (47201, 18643);
        orientation = R90;
        pinout = 14;
pad = "Rb[7]":
        location = (47201, 20197);
        orientation = R90;
        pinout = 15;
 ad = "Rc[0]" :
        location = (47201, 21752);
        orientation = R90;
        pinout = 16;
pad = "Rc[1]" :
        location = (47201, 23306);
        orientation = R90;
        pinout = 17;
pad = "Rc[2]" :
        location = (47201, 24860);
```

may 31 08:53 1988 pinout. 0/1 raye 2

```
orientation = R90;
          pinout = 18;
  ad = "Rc[3]":
          location = (47201, 26414);
          orientation = R90;
          pinout = 19;
  ad = "Ring vss[2]" :
          location = (47201, 27968);
          orientation = R90;
          pinout = 20;
 pad = "Ring vdd[2]" :
         location = (47201, 29522);
         orientation = R90;
         pinout = 21;
 pad = "Rc[4]" :
         location = (47201, 31076);
         orientation = R90;
         pinout = 22;
 ad = "Rc[5]":
         location = (47201, 32630);
         orientation = R90;
         pinout = 23;
pad = "Rc[6]":
         location = (47201, 34185);
         orientation = R90;
         pinout = 24;
pad = "Rc[7]":
         location = (47201, 35739);
         orientation = R90;
         pinout = 25;
pad = "Rd[0]" :
         location = (47201, 37293);
         orientation = R90;
        pinout = 26;
\mathbf{pad} = \mathbf{Rd}[1] \mathbf{"} :
        location = (47201, 38847);
        orientation = R90;
        pinout = 27;
```

may of no:00 faco billour.nit take o

```
pad = "Rd[2]":
        location = (47201, 40401);
        orientation = R90;
        pinout = 28;
pad = Rd[3]":
        location = (47201, 41955);
        orientation = R90;
        pinout = 29;
pad = "Rd[4]":
        location = (47201, 43509);
        orientation = R90;
        pinout = 30;
pad = "Corner_vdd[0]" :
        location = (47201, 45452);
        orientation = R180;
        pinout = 31;
pad = "Ring_vss[0]" :
        location = (45997, 45452);
        orientation = R180;
        pinout = 32;
pad = "Rd[5]" :
        location = (44391, 45452);
        orientation = R180;
        pinout = 33;
pad = "Rd[6]":
        location = (42785, 45452);
        orientation = R180;
        pinout = 34;
pad = "Rd[7]":
        location = (41179, 45452);
        orientation = R180;
        pinout = 35;
pad = "Data[0]" :
        location = (39573, 45452);
        orientation = R180;
        pinout = 36;
pad = "Data[1]" :
```

May 31 08:53 1988 pinout.0/1 rage 4

```
location = (37967, 45452);
        orientation = R180;
        pinout = 37;
pad = "Data[2]" :
        location = (36361, 45452);
        orientation = R180;
        pinout = 38;
pad = "Data[3]" :
        location = (34755, 45452);
        orientation = R180;
        pinout = 39;
pad = "Ring_vss[3]" :
        location = (33149, 45452);
        orientation = R180;
        pinout = 40;
pad = "Ring_vdd[3]" :
        location = (31543, 45452);
        orientation = R180;
        pinout = 41;
pad = "Data[4]" :
        location = (29937, 45452);
        orientation = R180;
        pinout = 42;
pad = "Data[5]" :
        location = (28331, 45452);
        orientation = R180;
        pinout = 43;
pad = "Data[6]":
        location = (26725, 45452);
        orientation = R180;
        pinout = 44;
pad = "Data[7]" :
        location = (25119, 45452);
        orientation = R180;
        pinout = 45;
pad = "Label" :
        location = (23513, 45452);
```

May 31 08:53 1988 pinout.0/1 Page 5

```
orientation = R180;
         pinout = NC;
 oad = "Proc clk" :
         location = (21908, 45452);
         orientation = R180;
         pinout = 46,47,48;
 ad = "N_xack" :
         location = (17090, 45452);
         orientation = R180;
        pinout = 49;
pad = "Core vss" :
        location = (15484, 45452);
        orientation = R180;
        pinout = 50;
pad = "N_mem_write" :
        location = (13878, 45452);
        orientation = R180;
        pinout = 51;
pad = "N mem read" :
        location = (12272, 45452);
        orientation = R180;
        pinout = 52;
pad = "N chip_select" :
        location = (10666, 45452);
        orientation = R180;
        pinout = 53;
pad = "Address[0]" :
        location = (9060, 45452);
        orientation = R180;
        pinout = 54;
 ad = "Address[1]" :
        location = (7454, 45452);
        orientation = R180;
        pinout = 55;
pad = "Address[2]" :
        location = (5848, 45452);
        orientation = R180;
        pinout = 56;
```

May 31 08:33 1900 pinout. 0/1 raye o

```
pad = "R eq_f_2":
        location = (4242, 45452);
        orientation = R180;
        pinout = 57;
pad = "F[0]" :
        location = (2636, 45452);
        orientation = R180;
        pinout = 58;
pad = "F[1]" :
        location = (1030, 45452);
        orientation = R180;
        pinout = 59;
pad = "Corner vdd[1]" :
        location = (-977, 45452);
        orientation = R270;
        pinout = 60;
pad = "F[2]" :
        location = (-977, 44286);
        orientation = R270;
        pinout = 61;
pad = "F[3]":
        location = (-977, 42732);
        orientation = R270;
        pinout = 62;
pad = "F[4]" :
        location = (-977,41178);
        orientation = R270;
        pinout = 63;
pad = "F[5]":
        location = (-977,39624);
        orientation = R270;
        pinout = 64;
pad = "F[6]" :
        location = (-977,38070);
        orientation = R270;
        pinout = 65;
pad = "F[7]" :
```

May 31 08:53 1988 pinout.071 Page /

```
location = (-977, 36516);
        orientation = R270;
        pinout = 66;
pad = "F[8]" :
        location = (-977, 34962);
        orientation = R270;
        pinout = 67;
pad = "F[9]" :
        location = (-977, 33408);
        orientation = R270;
        pinout = 68;
pad = "F[10]" :
        location = (-977, 31853);
        orientation = R270;
        pinout = 69;
pad = "F[11]" :
        location = (-977,30299);
        orientation = R270;
        pinout = 70;
pad = "F[12]":
        location = (-977, 28745);
        orientation = R270;
        pinout = 71;
pad = "F[13]" :
        location = (-977, 27191);
        orientation = R270;
        pinout = 72;
pad = "F[14]" :
        location = (-977, 25637);
        orientation = R270;
        pinout = 73;
pad = "F[15]":
        location = (-977, 24083);
        orientation = R270;
        pinout = 74;
pad = "F[16]" :
        location = (-977, 22529);
```

May 31 08:53 1988

pinout.071 Page 8

```
orientation = R270;
        pinout = 75;
pad = "F[17]" :
        location = (-977, 20974);
        orientation = R270;
        pinout = 76;
pad = "F[18]" :
        location = (-977, 19420);
        orientation = R270;
        pinout = 77;
pad = "F[19]" :
        location = (-977, 17866);
        orientation = R270;
        pinout = 78;
pad = "F[20]" :
        location = (-977, 16312);
        orientation = R270;
        pinout = 79;
pad = "F[21]" :
        location = (-977, 14758);
        orientation = R270;
        pinout = 80;
pad = "F[22]":
        location = (-977, 13204);
        orientation = R270;
        pinout = 81;
pad = "F[23]" :
        location = (-977,11650);
        orientation = R270;
        pinout = 82;
pad = "F[24]":
        location = (-977, 10096);
        orientation = R270;
        pinout = 83;
pad = "F[25]":
        location = (-977,8541);
        orientation = R270;
        pinout = 84;
```

may 31 00:33 1300 Pinouc. 011 1096 3

```
pad = "F[26]":
        location = (-977,6987);
        orientation = R270;
        pinout = 85;
pad = "F[27]" :
        location = (-977, 5433);
        orientation = R270;
        pinout = 86;
pad = "F[28]" :
        location = (-977,3879);
        orientation = R270;
        pinout = 87;
pad = "F[29]" :
        location = (-977, 2325);
        orientation = R270;
        pinout = 88;
pad = "F[30]" :
        location = (-977,771);
        orientation = R270;
        pinout = 89;
 ad = "F[31]" :
        location = (-977, -783);
        orientation = R270;
        pinout = 90;
pad = "Corner vss[1]" :
        location = (-977, -2726);
        orientation = ID;
        pinout = 91;
pad = "Ring_vdd[4]" :
        location = (269, -2726);
        orientation = ID;
        pinout = 92;
pad = "Host dav" :
        location = (1930, -2726);
        orientation = ID;
        pinout = 93;
 ad = "Host rfi" :
```

```
May 31 08:53 1988 pinout.0/1 Page 11
        location = (3592, -2726);
        orientation = ID;
        pinout = 94;
pad = "Net_dav" :
        location = (5253, -2726);
        orientation = ID;
        pinout = 95;
pad = "Net_rfi" :
        location = (6914, -2726);
        orientation = ID;
        pinout = 96;
pad = "Net_error" :
        location = (8576, -2726);
        orientation = ID;
        pinout = 97;
oad = "IO_opcode[2]" :
        location = (10237, -2726);
        orientation = ID;
        pinout = 98;
pad = "IO opcode[1]" :
        location = (11898, -2726);
        orientation = ID;
        pinout = 99;
pad = "IO_opcode[0]" :
        location = (13559, -2726);
        orientation = ID;
        pinout = 100;
pad = "R_bus_en[0]" :
        location = (15221, -2726);
        orientation = ID;
        pinout = 101;
pad = "R bus en[1]":
        location = (16882, -2726);
        orientation = ID;
        pinout = 102;
pad = "Proc run":
        location = (18543, -2726);
```

```
orientation = ID;
        pinout = 103;
pad = "Core_vdd" :
        location = (20205, -2726);
        orientation = ID;
        pinout = 104;
pad = "Net_run" :
        location = (21866, -2726);
        orientation = ID;
        pinout = 105;
pad = "Net sync" :
        location = (23527, -2726);
        orientation = ID;
        pinout = 106;
pad = "Transfer_out" :
        location = (25189, -2726);
        orientation = ID;
        pinout = 107;
pad = "Transfer_in" :
        location = (26850, -2726);
        orientation = ID;
        pinout = 108;
pad = "Serial in" :
        location = (28511, -2726);
        orientation = ID;
        pinout = 109;
pad = "Net_clk" :
        location = (30173, -2726);
        orientation = ID;
        pinout = 110,111,112;
pad = "Dav" :
        location = (35156, -2726);
        orientation = ID;
        pinout = 113;
oad = "Rfi" :
        location = (36818, -2726);
        orientation = ID;
        pinout = 114;
```

```
pad = "Serial_out" :
        location = (38479, -2726);
        orientation = ID;
        pinout = 115;
pad = "Ra[0]" :
        location = (40140, -2726);
        orientation = ID;
        pinout = 116;
pad = "Ra[1]" :
        location = (41802, -2726);
        orientation = ID;
        pinout = 117;
pad = "Ra[2]":
        location = (43463, -2726);
        orientation = ID;
        pinout = 118;
pad = "Ring_vdd[0]" :
        location = (45124, -2726);
        orientation = ID;
        pinout = 119;
end pinout;
```

may 31 00:33 1300

Prinderoli rade to

```
*****************
            Genesil Screen Dump -- Wed Jun 8 17:10:29 1988
 Chip: ~sni/sni/xserial
                                                  Timing Analyzer
 Fabline: NSC CN12A
                              Corner: GUARANTEED
                        Voltage:5.00v
  Junction Temperature: 47 deg C
  External Clock: Proc clk
 Included setup files:
    nom_phase_a (nominal op. cond. for Proc_clk)
  #0 nom phase_a
              INPUT SETUP AND HOLD TIMES (ns)
                   Setup Time Hold Time
Input
                   Ph1(f) Ph2(f)
                                  Ph1(f) Ph2(f)
                          8.8
                                         -5.4
                                                   PATH
                    ___
                                    ___
Address[0]
                                          -5.6
                           9.0
                    ___
                                                   PATH
Address[1]
                                          -5.5
                           8.8
                                                  PATH
                                    _ -----
Address[2]
                                          -2.5
                           6.0
                                                  PATH
Data[0]
                                          -2.6
Data[1]
                           6.1
                                    ___
                                                  PATH
                          5.9
                                         -2.5
                                     ___
                                                  PATH
bata[2]
                          5.9
7.2
7.1
                                        -2.5
                                                  PATH
Data[3]
                                         -3.8
                                                  PATH
Data[4]
                     ____
                                    ____
                                         -3.7
                                                   PATH
bata[5]
                                    ----
                                    ___
                                         -3.6
bata[6]
                          7.0
                                                  PATH
                          6.8
0.4
                                         -3.5
Data[7]
                                                   PATH
                                          1.0
F[0]
                                                   PATH
                           0.3
                                          1.1
                                                   PATH
[10]
                                           1.1
                           0.3
                                                   PATH
F[11]
                          0.3
                                          1.1
                                                   PATH
F[12]
                                          1.1
                          0.3
                                                   PATH
1131
1141
                          0.3
                                          1.1
                                                   PATH
                          0.3
                                          1.1
                                                   PATH
                                   --- 1.1

--- 1.1

--- 1.2

--- 1.2

--- 1.0

--- 1.2
F[15]
                          0.3
                                                  PATH
[16]
                          0.3
0.3
0.3
                                                  PATH
[17]
                                                  PATH
F[18]
                                                  PATH
F[19]
                                                  PATH
[1]
                          0.4
                          0.3
[20]
 INSERT MESSAGES GRAPHICS FORM OVERLAY
                                        RECORD UTILITY
BACK
```

>TIMING>SETUP HOLD>

***** Genesil Screen Dump -- Wed Jun 8 17:10:40 1988 ****************************** Chip: ~sni/sni/xserial Timing Analyzer F[20] 0.3 1.2 ___ ___ PATH F[21] 0.3 1.2 PATH F[22] ___ 0.3 1.2 ____ PATH F[23] 1.2 0.2 PATH F[24] 0.2 1.2 PATH F[25] F[26] ___ 0.2 ___ 1.2 PATH 1.2 0.2 PATH 1.2 F[27] 0.2 ___ PATH F[28] 0.2 ____ 1.2 PATH 0.2 F[29] 1.2 ----___ PATH F[2] 0.41.1PATH F[30] 0.2 ___ 1.2 PATH F[31] 0.2 1.2 PATH F[3] 0.41.1 PATH F[4] 0.3 1.1 PATH F[5] ___ 0.3 1.1___ PATH 0.3 1.1___ PATH F[7] 0.3 1.1 ___ PATH F[8] 0.3 ----1.1PATH [9] 0.3 1.1PATH 24.0 -7.3[O opcode[0] PATH 22.7 -7.4 IO opcode[1] PATH ___ 24.2 -8.3 **ĭ**O opcode[2] ___ PATH 8.2 -4.9 chip select PATH 5.6 -2.2N mem read PATH N mem write 7.0 -3.6 PATH 4.5 et_run -1.2PATH et_sync ----___ PATH R[0]___ 0.3 1.3 PATH 1.3 B[10] 0.4PATH 1.3 1.2 [11]0.4---PATH 0.4R[12] PATH 1.2 0.4R[13] PATH [14] 0.4 1.2 PATH 0.4 PATH INSERT MESSAGES GRAPHICS FORM OVERLAY RECORD __________ BACK

TIMING>SETUP HOLD>

PATH

*************** Genesil Screen Dump -- Wed Jun 8 17:10:50 1988 ****************************** Timing Analyzer Chip: ~sni/sni/xserial ___ 1.2 0.4 PATH R[12] 1.2 0.4 PATH ___ R[13] 1.2 R[14] 0.4 PATH 0.4 1.2 R[15] PATH 0.4 ___ 1.2 PATH R[16] ____ 0.5 1.2 PATH R[17] ___ 0.5 1.2 PATH R[18] ___ 0.5 1.2 PATH ___ .R[19] 1.3 PATH 0.3 ___ R[1] 0.5 1.1PATH R[20] ___ 0.6 ___ 1.1 PATH R[21] ____ 0.6 1.0 PATH ___ ____ R[22] 0.6 ___ 1.0 PATH R[23] 1.0 0.7 ----PATH ___ R[24] 0.7 1.0 PATH _ ----R[25] 1.0 0.7 PATH R[26] 0.9 0.7 ___ PATH R[27] 0.9 0.7 ---PATH R[28] 0.9 PATH 0.7 ----R[29] 1.3 PATH 0.3 R[2] 0.9 PATH 0.8 R[30] 0.9 0.8 PATH _R[31] 1.3 PATH 0.3 ___ R[3] ____ 0.4 1.3 PATH ___ R[4] ____ ------1.3 PATH 0.4R[5] 1.3 PATH 0.4 ---R[6] 1.3 PATH 0.4___ R[7] 1.3 0.4 ___ PATH R[8] ___ 1.3 PATH 0.4___ R[9] ___ -13.4 -14.1 1.0 PATH 16.8 ___ R bus en[0] ___ PATH 17.4 ___ R bus en[1] ___ $R_{eq} \overline{f}_{2}$ Serial_in 0.4___ PATH ____ ___ _---PATH ___ PATH Transfer in

INSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY

BACK

Transfer out

```
Genesil Screen Dump -- Wed Jun 8 17:11:08 1988
 **************************
 Chip: ~sni/sni/xserial
 Fabline: NSC CN12A
                                Corner: GUARANTEED
  Junction Temperature: 47 deg C Voltage: 5.00v
  External Clock: Proc clk
 Included setup files:
  #0 nom_phase_a (nominal op. cond. for Proc_clk)
             CLOCK TIMES (minimum)
Phase 1 High: 20.8 ns
                                            24.2 ns
                        Phase 2 High:
Cycle (from Ph1): 41.7 ns Cycle (from Ph2): 70.2 ns
Minimum Cycle Time: 70.2 ns Symmetric Cycle Time: 70.2 ns
                  _____
                       CLOCK WORST CASE PATHS
Minimum Phase 1 high time is 20.8 ns set by:
  ** Clock delay: 1.8ns (22.6-20.8)
                          Cumulative Delay Transition
  host data_latch/(internal)
                          22.6
                                               rise
                              21.0
20.8
                                               fall
  host data latch/wr[1]
  host data latch/wr[1]'
                                               fall
  host_data_latch/dec_en 19.6
host_data_latch/host_proc_mwtc 18.0
coc_sync/stage2/host_proc_mwtc' 7.1
                                               fall
                                               fall
                                               fall
                              7.1
6.2
  <c sync/stage2/host proc mwtc'
                                               fall
  \langle s\bar{t} proc sync/stage2/n c\bar{s} sync
                                               rise
  host proc sync/stage2/cs sync
                               5.4
                                               fall
                             5.3
5.0
2.2
1.2
  host proc sync/stage1/cs sync
                                               fall
  host_proc_sync/stage1/cs_sync'
                                               fall
  host_proc_sync/stage1/PHASE A
                                               rise
  Proc clk/PHASE A
                                               rise
  Proc clk
 INSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY
 _____
            PHASE1_HIGH CYCLE_PH1 DUMP_LATCH_THRESHOLD PHASE2_HIGH CYCLE_PH2 DUMP_LATCH
BACK
>TIMING>CLOCKS>
```

```
*******************
              Genesil Screen Dump -- Wed Jun 8 17:11:16 1988
 ****************
Chip: ~sni/sni/xserial
                                                       Timing Analyzer
    ------Benesil Version v7.0 Beta------------
   Proc_clk
                                     0.0 rise
 Minimum Phase 2 high time is 24.2 ns set by:
  ** Clock delay: 3.8ns (28.0-24.2)
                                Cumulative Delay Transition
                                                       rise
   Rd[5]/(internal)
                                    28.0
                                                       fall
                                    23.7
   R[29]
                                                       fall
                                    17.4
   Rd[5]/r
   proc out mux/r[29]
                                    16.4
                                                       fall
   proc_out_mux/r[29]'
proc_out_mux/net_read
                                                       fall
                                    12.2
   opcode_decoder/net_read
opcode_decoder/net_read'
opcode_decoder/n
                                   9.\overline{7}
9.3
                                                       rise
                                                       rise
                                    8.6
                                                       rise
   opcode_decoder/n_io_opcode[2] 7.6
opcode_decoder/n_io_opcode[2] 7.5
opcode_decoder/io_opcode[2] 6.2
IO_opcode[2]/io_opcode
IO_opcode[2]/io_opcode
                                                       rise
                                                       rise
                                                       fall
                                                       fall
                                                       fall
   IO opcode[2]/io opcode'
                                     0.0
                                                       fall
   IO opcode[2]
Minimum cycle time (from Ph1) is 41.7 ns set by:
  ** Clock delay: 2.1ns (43.8-41.7)
                              Cumulative Delay Transition
                                                      fall
                                 43.8
   proc host fifo/(internal)
   proc host fifo/r[29]
                                    43.5
                                                      rise
                                  42.9
                                                      rise
   proc in mux/proc din[29]
   proc_in_mux/proc_din[29]'
                                                      rise
                                   39.5
   proc_in_mux/r_in[29]
                                    38.2
                                    37.7
                                                      rise
   Rd[5]/r^{-}in
                                    37.6
                                                      rise
   Rd[5]/r in'
                                    36.1
                                                      fall
   *Rd[5]/(internal)
                                                     rise
                                   33.4
  R[29]
                                   27.8
   Rd[5]/r
 INSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY
_____
       PHASE1_HIGH CYCLE_PH1 DUMP_LATCH_THRESHOLD PHASE2_HIGH CYCLE_PH2 DUMP_LATCH
BACK
```

```
************
                Genesil Screen Dump -- Wed Jun 8 17:11:25 1988
  *****************
 Chip: ~sni/sni/xserial
                                                                    Timing Analyzer
    ------Genesil Version v7.0 Beta-----
                                                            rise
                                         27.8
    proc_out_mux/r[29]
                                         26.8
                                                              rise
    proc out mux/r[29]'
                                         23.4
                                                             rise
                                      22.1
21.8
21.8
   proc out mux/net proc do[29]
                                                             rise
   net_proc_fifo/net_proc_do[29]
net_proc_fifo/net_proc_do[29]'
                                                             rise
                                                             rise
   net_proc_fifo/PHASE_A
                                         2.2
                                                             rise
                                         1.2
   Proc clk/PHASE A
                                                             rise
                                          0.0
   Proc clk
                                                             rise
Minimum cycle time (from Ph2) is 70.2 ns set by:
   ** Clock delay: 2.1ns (37.2-35.1) cycle sharing disabled
                                   Cumulative Delay
   Node
                                                         Transition
   Data[2]
                                         59.3
                                                             fall
                                        53.6
                                                             fall
   Data[2]/host dout
   <eceiver/8toT mux/host dout[2]</pre>
                                        53.3
                                                             fall
   <ceiver/8to1 mux/host dout[2]'</pre>
                                        51.1
                                                             fall
   <ver/8to1_mux/proc_host_do[10]
<eceiver/latch/ph_do_latch[10]
<ceiver/latch/ph_do_latch[10]'</pre>
                                       46.8
                                                             fall
                                    46.8
46.6
43.1
42.8
42.0
35.9
                                                             fall
                                                             fall
   <ceiver/latch/proc host do[10]</pre>
                                                             fall
   <oc host fifo/proc host do[10]</pre>
                                                             fall
   <c host fifo/proc host_do[10]'
                                                             fall
   *proc host_fifo/(Internal)
proc_host_fifo/r[10]
                                                             rise
                                       35.5
                                                             fall
   proc_in_mux/proc_din[10]
proc_in_mux/proc_din[10]'
                                        35.3
                                                             fall
                                        31.9
                                                             fall
                                        30.4
   proc in mux/r in[10]
                                                             fall
                                        29.2
                                                             fall
   Rb[2]/rin
   Rb[2]/r in'
                                        28.3
                                                             fall
                                                             fall
                                        23.7
   R[10]
                                       17.4
                                                             fall
   Rb[2]/r
                                   16.4
12.2
   proc out mux/r[10]
                                                             fall
   proc out mux/r[10]'
                                                            fall
 INSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY
               PHASE1_HIGH CYCLE_PH1 DUMP_LATCH_THRESHOLD PHASE2_HIGH CYCLE_PH2 DUMP_LATCH
BACK
>TIMING>CLOCKS>
```

```
un 9 14:42 1988 timing_at_47C_5V Page 8
```

```
******************
               Genesil Screen Dump -- Wed Jun 8 17:11:30 1988
  *************************
                                                   Timing Analyzer
 hip: ~sni/sni/xserial
______Genesil Version v7.0 Beta-----
Minimum cycle time (from Ph2) is 70.2 ns set by:
  ** Clock delay: 2.1ns (37.2-35.1) cycle sharing disabled
                                 Cumulatīve Delay
                                                      Transition
   Node
                                                         fall
                                      59.3
   Data[2]
                                                         fall
                                      53.6
   Data[2]/host dout
                                                         fall
                                     53.3
   <eceiver/8toI mux/host dout[2]</pre>
                                                        fall
   <ceiver/8to1 mux/host dout[2]'</pre>
                                     51.1
   <ver/8to1 mux/proc host do[10]
<eceiver/Tatch/ph do latch[10]
<ceiver/latch/ph do Tatch[10]'</pre>
                                                        fall
                                    46.8
                                                         fall
                                     46.8
                                                         fall
                                     46.6
                                                         fall
   <ceiver/latch/proc host do[10]</pre>
                                     43.1
                                  42.8
                                                         fall
   <oc host fifo/proc host do[10]</pre>
   <c host fifo/proc host do[10]'
*proc host fifo/(internal)
proc host fifo/r[10]</pre>
                                                         fall
                                     35.9
                                                         rise
                                     35.5
                                                         fall
                                                         fall
   proc in mux/proc din[10]
                                     35.3
                                                         fall
   proc in mux/proc din[10]'
                                     31.9
                                                         fall
   proc in mux/r in[10]
                                     30.4
                                     29.2
                                                         fall
   Rb[2]/r in
                                                        fall
   Rb[2]/r in'
                                     28.3
                                                        fall
                                     23.7
   R[10]
                                     17.4
                                                         fall
   Rb[2]/r
                                     16.4
                                                         fall
   proc out mux/r[10]
                                    12.2
                                                         fall
   procout mux/r[10]'
   proc_out_mux/net read
                                     9.7
                                                         rise
   opcode_decoder/net_read opcode_decoder/net_read'
                                                         rise
                                     9.3
                                      8.6
                                                         rise
                                      7.6
                                                         rise
   opcode decoder/n_io_opcode[2]
                                      7.5
   opcode_decoder/n_io_opcode[2]'
                                                         rise
                                      6.2
                                                        fall
   opcode decoder/io opcode[2]
                                     4.6
                                                        fall
   IO opcode[2]/io opcode
                                                        fall
                                      3.5
   IO opcode[2]/io opcode'
                                                        fall
                                     0.0
   IO opcode[2]
 NSERT MESSAGES GRAPHICS FORM OVERLAY RECORD
 ____
        PHASE1_HIGH CYCLE_PH1 DUMP_LATCH_THRESHOLD PHASE2_HIGH CYCLE_PH2 DUMP_LATCH
BACK
```

```
**********************
                 Genesil Screen Dump -- Wed Jun 8 17:11:50 1988
  ******************************
 Chip: ~sni/sni/xserial
                                                                       Timing Analyzer
  QUTPUT DELAY MODE
  abline: NSC CN12A
                                            Corner: GUARANTEED
   Junction Temperature: 47 deg C
                                           Voltage: 5.00v
   External Clock: Proc clk
  Included setup files:
   #0 nom phase a
                               (nominal op. cond. for Proc clk)
    OUTPUT DELAYS (ns)
 utput
                               Ph1(r) Delay Ph2(r) Delay Loading(pf)
                                             Min
0.0
0.0
0.0
0.0
0.0
0.0
0.0
                                                       Max
                               Min
                                       Max
                                                       24.2
24.2
24.2
24.2
24.1
24.0
24.3
24.7
 Pata[0]
                               0.0
                                       25.8
                                   25.8
25.8
25.9
25.9
25.9
25.8
26.1
                                                                      50.00
                                                                              PATH
 ata[1]
                               0.0
                                                                      50.00
                                                                            PATH
Data[2]
                               0.0
                                                                      50.00
                                                                            PATH
Data[3]
                               0.0
                                                                     50.00
                                                                             PATH
 ata[4]
                               0.0
                                                                     50.00
                                                                              PATH
ata[5]
                               0.0
                                                                      50.00
                                                                              PATH
Data[6]
                               0.0
                                                                      50.00
                                                                              PATH
 Bata[7]
                               0.0
                                                                     50.00
                                                                              PATH
av
                              ___
                                       _ ... ...
                                                 ___
                                                                     50.00
                                                                              PATH
nost dav
                             12.6
                                     13.8
                                                                     50.00
                                                                              PATH
Host rfi
                             16.1
                                      18.8
                                                 ___
                                                                    50.00
                                                                              PATH
xack
                             12.9
                                      18.2
                                                15.0
                                                         18.2
                                                                    50.00
                                                                              PATH
et dav
                             12.7
                                      13.9
                                                                     50.00
                                                                              PATH
                                    28.1
28.0
14.3
Net error
                             13.5
                                                                     50.00
                                                                              PATH
Net rfi
                             14.8
                                                                     50.00
                                                 ____
                                                                              PATH
                                                         21.6
23.7
22.3

    14.3
    ---

    30.4
    0.0
    21.6

    33.2
    0.0
    23.7

    32.0
    0.0
    22.3

    31.6
    0.0
    21.8

    31.5
    0.0
    21.7

    31.4
    0.0
    21.5

    31.3
    0.0
    21.4

    0.0
    21.2

                             11.9
 roc run
                                                                     50.00
                                                                              PATH
\mathbf{K}[0]^{-}
                              0.0
                                                                    50.00
                                                                              PATH
                              0.0
                                                                    50.00
R[10]
                                                                              PATH
[11]
                                                                   50.00
                              0.0
                                                                              PATH
                                                                   50.00
                              0.0
 1121
                                                                              PATH
R[13]
                              0.0
                                                                    50.00
                                                                              PATH
                              0.0
B[14]
                                                                    50.00
                                                                              PATH
                              0.0
 [15]
                                                                     50.00
                                                                              PATH
                                                 0.0 21.2
                              0.0
                                      30.2
                                                                     50.00
R[16]
                                                                             PATH
                                               OVERLAY
 INSERT MESSAGES GRAPHICS FORM
                                                                 RECORD UTILITY
BACK
```

Chip: ~sni/sni/xserial						Analyzer
			v7.0_Beta-			
_Proc_run	11.9	14.3			50.00	PATH
R[0]	0.0	30.4	0.0	21.6	50.00	PATH
R[10]	0.0	33.2	0.0	23.7	50.00	PATH
R[11]	0.0	32.0	0.0	22.3	50.00	PATH
R[12] R[13]	0.0	31.6	0.0	21.8	50.00	PATH
R[13]	0.0	31.5	0.0	21.7	50.00	PATH
R[14]	0.0	31.4	0.0	21.5	50.00	PATH
_R[15]	0.0	31.3	0.0	21.4	50.00	PATH
k[16]	0.0	30.2	0.0	21.2	50.00	PATH
■ R[17]	0.0	30.1	0.0	21.1	50.00	PATH
R[18]	0.0	30.0	0.0	20.9	50.00	PATH
R [19]	0.0	29.9	0.0	20.8	50.00	PATH
R[1]	0.0	30.6	0.0	21.8	50.00	PATH
R[20]	0.0	30.0	0.0	20.9	50.00	PATH
_R[21]	0.0	30.2	0.0	21.1	50.00	PATH
k [22]	0.0	30.3	0.0	21.2	50.00	PATH
k[23]	0.0	30.3	0.0	21.2	50.00	PATH
R[24]	0.0	30.4	0.0	21.3	50.00	PATH
₽ [25]	0.0	30.5	0.0	21.4	50.00	PATH
k [26]	0.0	30.6	0.0	21.6	50.00	PATH
₹ [27]	0.0	31.7	0.0	21.7	50.00	PATH
R[28]	0.0	31.8	0.0	21.9	50.00	PATH
k [29]	0.0	33.4	0.0	23.7	50.00	PATH
1 [2]	0.0	30.8	0.0	22.0	50.00	PATH
R[30]	0.0	32.8	0.0	23.1	50.00	PATH
₽ [31]	0.0	32.6	0.0	22.8	50.00	PATH
[3]	0.0	31.2	0.0	22.4	50.00	PATH
₹[4]	0.0	31.3	0.0	22.6	50.00	PATH
R[5]	0.0	32.4	0.0	22.7	50.00	PATH
1 [6]	0.0	32.5	0.0	22.9	50.00	PATH
1 [7]	0.0	32.7	0.0	23.1	50.00	PATH
R[8]	0.0	32.8	0.0	23.3	50.00	PATH
P [9]	0.0	33.1	0.0	23.5	50.00	PATH
fi						PATH
Serial_out						PATH

INSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY

BACK

	TNDUT CE	TUP AND HOLI) TIMES (ne	:)	
nnut	Setup		Hold Ti	me	
₹nput		Ph2(f)	Ph1(f)		
Address[0]		7.4		-4.1	PATH
ddress[1]		7.5		-4.2	PATH
Address[2]		7.5		-4.1	PATH
Data[0]		5.0		-3.2	PATH
ata[1]		5.1		-3.2	PATH
Data[2]		5.0		-3.2	PATH
Data[3]		5.1		-3.2	PATH
mata[4]		5.7		-4.0	PATH
ata[5]		5.7		-4.0	PATH
Data[6]		5.7		-4.0	PATH
_Data[7]		5.7		-4.0	PATH
[0]					PATH
					PATH
F[11]					PATH
1 [12]					PATH
[13]					PATH
T [14]					PATH
F[15]					PATH
1 [16]					PATH
4 [17]					PATH
F[18]					PATH
a [19]					PATH
[1]					PATH
F(20)					PATH

FORM OVERLAY RECORD UTILITY INSERT MESSAGES GRAPHICS

BACK

************* Genesil Screen Dump -- Thu Jun 9 07:53:01 1988 Chip: ~sni/sni/xserial Timing Analyzer F[20] ____ PATH ____ ____ ___ F[21] PATH F[22] ____ ___ ___ PATH ____ F[23] ___ ____ PATH PATH F[24] F[25] PATH ___ ___ ____ ___ F1261 ___ ____ ____ ___ PATH F[27] PATH F[28] F[29] PATH PATH F[2] PATH F[30] ____ ____ PATH ___ ____ F[31] ___ ____ ___ ----PATH F[3] PATH F[4] ___ PATH F[5] ___ ____ PATH ---PATH F [6] PATH F[7] ____ ___ PATH F[8] ___ ____ ____ F[9] ___ PATH PATH ___ 10 opcode[0] ----___ PATH IO opcode[1] [0_opcode[2] PATH 5.7 -2.4N chip select ---PATH ____ ____ ----PATH N mem read ___ 5.8 -2.5N mem write ____ PATH let run 21.1 -4.1___ PATH Net sync 5.3 ___ -2.6PATH RIOT ___ ___ PATH **k**[10] PATH PATH k[11] ___ ____ ____ R[12] ___ ---PATH R[13] PATH PATH [14] ___ R[15] PATH INSERT MESSAGES GRAPHICS FORM RECORD UTILITY OVERLAY BACK

Genesil Screen Dump -- Thu Jun 9 07:53:11 1988 ************************* Timing Analyzer Chip: ~sni/sni/xserial ____ PATH ___ ___ PATH ----R[13] _ ----PATH R[14] PATH R[15] ____ ____ PATH R[16] ____ PATH R[17] ____ PATH ----____ R[18] ____ PATH ___ ___ ____ R[19] PATH R[1]___ PATH ____ R[20] PATH R[21] PATH ___ R[22] PATH ___ ____ ____ R[23] PATH R[24] ---PATH ___ ___ R[25] PATH ___ R[26] PATH R[27] PATH R[28] ____ ____ ___ ___ PATH R[29] ____ ___ ____ ___ PATH R[2] ___ ____ PATH k[30] PATH R[31] PATH R[3] PATH R[4] PATH R[5] ___ PATH R[6] PATH ___ ___ R[7] PATH ____ R [8] PATH ____ ___ R[9] PATH ____ k bus en[0] PATH ___ k⁻bus⁻en[1] ___ ____ ___ PATH R_eq_f_2 Serial_in ___ ___ -2.5PATH ___ 5.4 ___ -3.3 PATH 4.8 ransfer in 13.9 -4.9 ransfer out RECORD UTILITY INSERT MESSAGES GRAPHICS FORM OVERLAY BACK

```
**************
            Genesil Screen Dump -- Thu Jun 9 07:54:09 1988
 Chip: ~sni/sni/xserial
                                                     Timing Analyzer
 CLOCK REPORT MODE
                             Corner: GUARANTEED Voltage:5.00v
 abline: NSC CN12A
  Junction Temperature: 47 deg C
  External Clock: Net clk
 Included setup files:
#0 nom_phase_c (nominal op. cond. for Net_clk)
              CLOCK TIMES (minimum)
hase 1 High: 19.9 ns Phase 2 High:
                                             21.1 ns
Cycle (from Ph1): 34.6 ns Cycle (from Ph2): 29.5 ns
             _____
Minimum Cycle Time: 41.0 ns Symmetric Cycle Time: 42.2 ns
                    CLOCK WORST CASE PATHS
Minimum Phase 1 high time is 19.9 ns set by:
 ** Clock delay: 4.0ns (23.9-19.9)
                           Cumulative Delay Transition
  Node
                              23.9
                                              fall
  proc net fifo/(internal)
                                2.1
                                               rise
  proc net fifo/PHASE C
                                1.2
  Net clk/PHASE C
                                               rise
  Net clk
                                0.0
                                                rise
inimum Phase 2 high time is 21.1 ns set by:
 ** Clock delay: 2.3ns (23.4-21.1)
                           Cumulative Delay Transition
  Node
  cont_con/prefetch/(internal)
proc_net_con/prefetch/dav_ld
cet_con/prefetch/proc_net_read
ct_con/prefetch/proc_net_read'
proc_net_con/prefetch/n_dav_rd
17.8
                                              fall
                                               fall
                                               fall
                                               fall
                                               fall
 INSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY
          PHASE1_HIGH CYCLE_PH1 DUMP_LATCH_THRESHOLD
PHASE2_HIGH CYCLE_PH2 DUMP_LATCH
TIMING>CLOCKS>
```

```
****************
                Genesil Screen Dump -- Thu Jun 9 07:54:18 1988
  *****************
 Chip: ~sni/sni/xserial
                                                                   Timing Analyzer
   proc net con/prefetch/n dav rd
                                        17.8
    <oc net con/prefetch/fifo read</pre>
                                        16.3
                                                            fall
    <_net_con/rd control/fifo read
                                        16.3
                                                            fall
                                     15.3
15.3
14.1
12.8
    <net con/rd control/fifo read'</pre>
                                                            fall
    <c net con/rd control/xfer out</pre>
                                                            fall
    < net con/rd control/xfer out'
                                                            fall
                                       11.1
   proc net con/rd control/n run
                                                            fall
                                       7.4
4.4
   host proc sync/sync run/n run
                                                            fall
   host_proc_sync/sync_run/n_run'
host_proc_sync/sync_run/run
                                                            fall
                                        4.1
                                                            rise
                                                            rise
   host proc sync/sync run/run'
                                        3.1
                                     2.0
   <st proc sync/sync run/net run</pre>
                                                            rise
   Net run/net run
                                        2.0
   Net run/net run'
                                        1.9
                                                            rise
   Net run
                                         0.0
                                                            rise
 inimum cycle time (from Ph1) is 34.6 ns set by:
  ** Clock delay: 2.4ns (37.0-34.6)
                                   Cumulative Delay
                                                       Transition
   ser encoder/data register/280
                                        37.0
                                                            fall
   *<der/data register/(internal)
                                       35.1
                                                            fall
   <r encoder/data register/cb[0]</pre>
                                       34.8
                                                            rise
                                        34.6
   <ncoder/parity gen/xor16 0/out</pre>
                                                            rise
   <coder/parity gen/xor16 0/out'</pre>
                                       34.2
                                                            rise
                                       32.7
   <coder/parity_gen/xor16_0/m[0]</pre>
                                                            fall
   <oder/parity_gen/xor16_0/m[0]'
<coder/parity_gen/xor16_0/k[0]</pre>
                                       32.7
                                    30.4
30.3
28.0
27.9
25.8
                                                            rise
   <oder/parity_gen/xor16_0/k[0]'</pre>
                                                            rise
                                                         fall
   <coder/parity_gen/xor16_0/j[1]</pre>
   \langle oder/parity \overline{gen}/xor16 \overline{0}/j[1]'
                                                           fall
   <oder/parity_gen/xor16_0/in[3]</pre>
                                                           rise
                                   23.5
21.7
2.1
   proc net fifo/proc net do[7]
                                                           rise
   proc_net_fifo/proc_net_do[7]'
proc_net_fifo/PHASE_C
                                                          rise
                                                           rise
  NSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY
         PHASE1_HIGH CYCLE_PH1 DUMP_LATCH_THRESHOLD PHASE2_HIGH CYCLE_PH2 DUMP_LATCH
BACK
```

```
***********************
                   Genesil Screen Dump -- Thu Jun 9 07:54:26 1988
  ****************
                                                                                Timing Analyzer
 Chip: ~sni/sni/xserial
         -----Benesil Version v7.0_Beta-----------
    <coder/parity_gen/xor16_0/m[0]</pre>
                                                                        fall
    <oder/parity_gen/xor16_0/m[0]'
<coder/parity_gen/xor16_0/k[0]</pre>
                                                                        fall
                                                32.7
                                                30.4
                                                                        rise
    \langle oder/parity \overline{gen}/xor16 \overline{0}/k[0]'
                                                30.3
                                                                        rise
                                               28.0
    <coder/parity gen/xor16 0/j[1]</pre>
                                                                        fall
    \langle oder/parity_{gen/xor16_0/j[1]'}
                                               27.9
                                                                        fall
   coder/parity_gen/xor16_0/in[3]
proc_net_fifo/proc_net_do[7]
proc_net_fifo/proc_net_do[7]'
proc_net_fifo/PHASE_C
                                               25.8
                                                                        rise
                                               23.5
                                                                        rise
                                              21.7
                                                                        rise
                                                2.1
                                                                        rise
                                                1.2
                                                                        rise
    Net clk/PHASE C
                                                 0.0
                                                                        rise
    Net clk
Minimum cycle time (from Ph2) is 29.5 ns set by:
   ** Clock delay: 4.1ns (18.8-14.8) cycle sharing disabled
                                          Cumulative Delay
                                                                    Transition
    Node
                                               35.1
                                                                        rise
    <oder/data register/(internal)</pre>
    <r encoder/data register/cb[5]</pre>
                                               34.6
                                                                        fall
                                                                        fall
    <ncoder/parity_gen/xor16_5/out</pre>
                                               34.6
    <coder/parity_gen/xor16_5/out'
<coder/parity_gen/xor16_5/m[0]</pre>
                                               34.5
                                                                        fall
                                               33.0
                                                                        rise
   <oder/parity_gen/xor16_5/m[0]'
<coder/parity_gen/xor16_5/k[1]</pre>
                                               33.0
                                                                        rise
                                               30.6
                                                                        fall
    <oder/parity gen/xor16 5/k[1]'</pre>
                                               30.5
                                                                        fall
    \langle coder/parit\overline{y}_gen/xor1\overline{6} 5/j[3]
                                               28.4
                                                                        rise
   <der/parity_gen/xor16_5/j[3]'
<der/parity_gen/xor16_5/j[3]'
<der/parity_gen/xor16_5/in[7]
proc_net_fifo/proc_net_do[15]
proc_net_fifo/proc_net_do[15]'</pre>
                                               28.3
                                                                        rise
                                               26.0
                                                                        fall
                                               24.0
                                                                        fall
                                               22.3
                                                                        fall
                                                                        fall
                                               18.0
   *proc net fifo/(internal)
                                               1.9
                                                                       fall
   proc net fifo/PHASE C
                                               0.9
                                                                       fall
   Net clk/PHASE C
                                                                       fall
                                               0.0
   Net^-clk
 INSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY
         PHASE1_HIGH CYCLE_PH1 DUMP_LATCH_THRESHOLD PHASE2_HIGH CYCLE_PH2 DUMP_LATCH
BACK
```

```
Genesil Screen Dump -- Thu Jun 9 07:54:49 1988
 Chip: ~sni/sni/xserial
                                                                      Timing Analyzer
  OUTPUT DELAY MODE
 Fabline: NSC CN12A
                                          Corner: GUARANTEED
   Junction Temperature: 47 deg C
                                      Voltage:5.00v
  External Clock: Net clk
 Included setup files:
                              (nominal op. cond. for Net clk)
  #0 nom phase c
                ______
                                OUTPUT DELAYS (ns)
                              Ph1(r) Delay Ph2(r) Delay
                                                                    Loading(pf)
butput
                                 Max Min Max
24.2 0.0 24.2
24.2 0.0 24.2
24.2 0.0 24.2
24.2 0.0 24.2
24.1 0.0 24.1
24.0 0.0 24.1
24.3 0.0 24.3
24.7 0.0 24.7
16.1 ---
                              Min
                                                                    50.00
                              0.0
                                                                             PATH
Data[0]
                                                                    50.00
                              0.0
                                                                            PATH
Data[1]
                                                                    50.00
                              0.0
                                                                            PATH
Data[2]
                                                                    50.00
                              0.0
                                                                           PATH
Data[3]
                                                                    50.00
Data[4]
                              0.0
                                                                            PATH
                                                                    50.00
                              0.0
Data[5]
                                                                            PATH
                                                                    50.00
Data[6]
                              0.0
                                                                            PATH
                                                                    50.00
Data[7]
                              0.0
                                                                            PATH
                                                                    50.00
                                                                            PATH
                             14.7
                                                         ---
                                                ___
                                                                    50.00
Host dav
                                                                           PATH
Host rfi
                                                                    50.00
                                                                            PATH
                                                                            PATH
                             15.0
                                     18.2
                                                15.0
                                                        18.2
                                                                    50.00
N xack
                                                                    50.00
                                                ___
                                                         ----
                                                                            PATH
Net dav
                                                                    50.00
                                                                            PATH
Net error
                                                                    50.00
                                       ___
                                                ___
                                                                            PATH
Net rfi
                                                                    50.00
                                                         ____
                                                                            PATH
Proc run
                                       ____
                                                ___

    21.6
    0.0
    21.6
    50.00

    23.7
    0.0
    23.7
    50.00

    22.3
    0.0
    22.3
    50.00

    21.8
    0.0
    21.8
    50.00

    21.7
    0.0
    21.7
    50.00

    21.5
    0.0
    21.5
    50.00

    21.4
    0.0
    21.4
    50.00

    21.3
    50.00
    21.4
    50.00

k[0]
                              0.0
                                                                            PATH
                              0.0
                                                                            PATH
R[10]
                                                                            PATH
                              0.0
R[11]
                                    21.8
21.7
                              0.0
                                                                            PATH
R[12]
                                                                            PATH
                             0.0
R[13]
                                                                           PATH
                             0.0
R[14]
                                                                          PATH
                             0.0
k[15]
                                    21.2
                                                        21.2
                                                                    50.00
                             0.0
                                                 0.0
k[16]
                            ______
                                                               RECORD
                                              OVERLAY
                                                                            UTILITY
 INSERT MESSAGES GRAPHICS FORM
BACK
```

**************************************					Timino	n Analyzer
Proc run	Genesil	Version	v7.0_Beta	a	50 00	PATH
[0]	0.0	21 6	0.0	21 6	50.00	PATH
R[10]	0.0	23.7	0.0	23.7	50.00	PATH
R[11]	0.0	22.3			50.00	PATH
R[11]	0.0	21.8			50.00	PATH
k[12] k[13]	0.0	21.7		21.7	50.00	PATH
R[14]	0.0	21.5	0.0	21.5	50.00	PATH
_R[15]	0.0	21.4	0.0	21.4	50.00	PATH
1 [16]	0.0	21.2	0.0 0.0 0.0	21.2	50.00	PATH
1 [17]	0.0	21.1	0.0	21.1	50.00	PATH
R[18]	0.0	20.9	0.0	20.9	50.00	PATH
R[10] ■[19]	0.0	20.8	0.0	20.8	50.00	PATH
[[1]	0.0	21.8	0.0	21.8		PATH
R[20]	0.0	20.9				PATH
R[21]	0.0	21.1	0.0		50.00	PATH
[22]	0.0	21.2	0.0			PATH
[23]	0.0	21.2	0.0	21.2	50.00	PATH
R[24]	0.0	21.3	0.0	21.3	50.00	PATH
□ [25]	0.0	21.4	0.0	21.4	50.00	PATH
[26]	0.0	21.6	0.0	21.6	50.00	PATH
R[27]	0.0	21.7	0.0	21.7	50.00	PATH
<u>R</u> [28]	0.0	21.9	0.0	21.9	50.00	PATH
[29]	0.0	23.7	0.0	23.7	50.00	PATH
	0.0	22.0	0.0	22.0	50.00	PATH
R[30]	0.0		0.0	23.1	50.00	PATH
a [31]	0.0	22.8	0.0	22.8	50.00	PATH
[3]	0.0	22.4	0.0	22.4		PATH
R[4]	0.0	22.6	0.0	22.6		PATH
<u>R</u> [5]	0.0	22.7	0.0	22.7	50.00	PATH
6 [6]	0.0		0.0	22.9	50.00	PATH
1 [7]	0.0	23.1	0.0	23.1	50.00	PATH
R[8]	0.0	23.3	0.0	23.3	50.00	PATH
₽ [9]	0.0	23.5 14.3	0.0	23.5	50.00	PATH
fi	13.1				50.00	PATH
serial_out	13.1 12.0	13.0	0.0 0.0 		50.00	PATH

INSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY

BACK

```
**********************
           Genesil Screen Dump -- Thu Jun 9 14:27:34 1988
 ******************
                                                Timing Analyzer
hip: ~sni/sni/xserial
 I BLOCK NAME
PATH DELAY MODE
                                            --- | *CURRENT*
                             Corner: GUARANTEED
                                              |Address[0]
abline: NSC CN12A
 Junction Temperature: 47 deg C
                             Voltage:5.00v
                                              |Address[1]
 External Clock: Net clk
                                              |Address[2]
                                              [Data[0]
Included setup files:
 #0 nom_phase_c (nominal op. cond. for Net_clk) |Data[1]
                      PATH DELAY (ns)
                                              Data[3]
                                           |Data[4]
                          (Ph1) Min Max
(Ph2) Min Max
            Connector
ource Object
  Dest. Object
            Connector
                           14.8 16.1
                                              |Data[6]
R bus en[0]
            R bus en
  Rd[7]
                                            PAT | Data [7]
                                14.8 16.1
             R
 bus en[0]
Rc[7]
            R bus en
                                  15.4
                              14.1
                                            Dav
                                14.1 15.4
                                            PAT | F | 0 |
            R
                                    15.7
                                            | F[10]
R bus en[0]
                              14.4
            R bus en
                                            PAT | F[11]
                                14.4
                                    15.7
 Rb[7]
            R
            R bus en
                              15.2
                                    16.5
                                            [F[12]
R bus en[0]
                                15.2 16.5
                                            PAT | F [ 13 ]
  Ra[7]
            R
                                    16.7
                                            |F[14]
R bus en[0]
            R bus en
                              15.4
                               15.4 16.7
                                            PAT | F[15]
  Ra[0]
            R
                                    16.7
                                            [F[16]
                              15.5
            R bus en
R bus en[1]
                                            PAT | F[17]
            R
                                15.5 16.7
  Rd[7]
                              14.8 16.0
            R bus en
                                            |F[18]
 bus en[1]
                                            PAT | F[19]
                                14.8 16.0
  Rc[7]
            R
                              15.1
                                    16.3
                                            | F[1]
            R bus en
 bus en[1]
                                     16.3
                                15.1
                                            PAT | F | 20 |
  Rb[7]
             ____R
                                    17.1
                                            [F[21]
                              15.9
R bus en[1]
            R bus en
                                            PAT | F [ 22 ]
                                15.9 17.1
  Ra[7]
            R
                             16.1 17.4
                                            [F[23]
            R bus en
R bus en[1]
                                            PAT | F [ 24 ]
                              16.1 17.4
 Ra[0]
                             20.6 22.6
                                           [F[25]
IO opcode[0]
                             20.6 22.6
                                           PAT | F [ 26 ]
  Rd[7]
              R
                          19.2 21.0 PAT | * MORE *
            IO opcode
O opcode[0]
                 ______
                          OVERLAY RECORD UTILITY
INSERT MESSAGES GRAPHICS FORM
_____
        PATH DELETE TOGGLE
```

nter [string]: >TIMING>PATH DELAY>

```
*************************
            Genesil Screen Dump -- Thu Jun 9 14:27:47 1988
***********
Chip: ~sni/sni/xserial
                                                   Timing Analyzer
        19.2
                                         21.0 PATH
                                                     BLOCK NAME
IO opcode[0]
             IO opcode
                                19.4
                                       21.2
                                               *CURRENT*
                                          21.2 PATHAddress[0]
   Rb[7]
               R
                                   19.4
IO opcode[0]
                                20.8
                                       22.9
             IO opcode
                                                  Address[1]
   Ra[7]
                                  20.8
                                       22.9 PATHAddress[2]
              R
IO opcode[0]
                                       21.4
             IO opcode
                                                  Data[0]
   Ra[0]
                                       21.4
                                  19.5
               R
                                               PATHData[1]
                                       21.3
IO opcode[1]
                                19.9
             IO opcode
                                                  Data[2]
                                         21.3
   Rd[7]
               R
                                   19.9
                                               PATHData[3]
             IO opcode
                                18.5
IO opcode[1]
                                       19.7
                                                  Data[4]
  Rc[7]
                                  18.5
               R
                                       19.7
                                               PATHData[5]
                                18.7
IO opcode[1]
             IO opcode
                                                  Data[6]
  Rb[7]
                                   18.7
                                       19.9
                R
                                               PATHData[7]
IO opcode[1]
             IO opcode
                                       21.6
                                                  Dav
  Ra[7]
                                   20.1
                                          21.6
                                               PATHF[0]
                R
IO opcode[1]
             IO opcode
                                18.8
                                       20.0
                                               F[10]
                                       20.0
                                  18.8
  Ra[0]
                                               PATHF[11]
IO opcode[2]
             IO opcode
                                                 F[12]
  Rd[7]
                R
                                   21.2
                                       22.8
                                               PATHF[13]
IO opcode[2]
                                       21.2
                                19.8
                                                  F[14]
             IO opcode
  Rc[7]
                                   19.8
                                       21.2
                                               PATHF[15]
                R
IO opcode[2]
             IO opcode
                                20.0
                                       21.4
                                                  F[16]
  Rb[7]
                                   20.0 21.4
                                               PATHF[17]
               R
                                21.4
                                       23.1
IO opcode[2]
             IO opcode
                                                  F[18]
                                   21.4
                                       23.1
  Ra[7]
                                               PATHF[19]
               R
10 opcode[2]
                                20.1
                                       21.6
                                               F[1]
             IO opcode
  Ra[0]
                                   20.1
               R
                                          21.6
                                               PATHF[20]
                                21.4
                                       24.7
                                                 F[21]
Address[0]
             Address
                                   21.4
                                               PATHF[22]
                                       24.7
  Data[7]
              Data
             Address
                                       24.2
                                                  F[23]
Address[0]
  Data[3]
                                   21.0 24.2
                                               PATHF[24]
                Data
Address[0]
                               21.0
                                       24.2
            Address
                                                  F[25]
                                   21.0 24.2
  Data[0]
                Data
                                               PATHF[26]
                               19.1 21.6
                                                 F[27]
Address[1]
            Address
                                  19.1 21.6
                                              PATH * MORE *
INSERT MESSAGES GRAPHICS
                      FORM
                                  OVERLAY
                                              RECORD
                                                         UTILITY
_____
           PATH DELETE TOGGLE
```

nter [string]: >TIMING>PATH DELAY>

```
******************
           Genesil Screen Dump -- Thu Jun 9 14:28:01 1988
****************
                                                Timing Analyzer
Chip: ~sni/sni/xserial
         -----Genesil Version v7.0 Beta-----
                                       24.2 PATH BLOCK NAME
           Data
                                21.0
                                     24.2 *CURRENT*
                              21.0
            Address
Address[0]
                                21.0 24.2 PATHAddress[0]
  Data[0]
              Data
                                     21.6 Address[1]
            Address
                              19.1
Address[1]
                              19.1 21.6 PATHAddress[2]
18.7 21.1 Data[0]
  Data[7]
            Data
                              18.7
            Address
Address[1]
                                18.7 21.1 PATHData[1]
            Data
  Data[3]
                              18.7 21.1 Data[2]
18.7 21.1 PATHData[3]
17.7 19.7 Data[4]
            Address
Address[1]
  Data[0]
             Data
            Address
Address[2]
                              17.7 19.7 PATHData[5]
            Data
  Data[7]
                              17.3 19.2
                                               Data[6]
            Address
Address[2]
                              17.3 19.2 PATHData[7]
            Data
 Data[3]
                                    19.2
                              17.3
                                            Dav
Address 2
            Āddress
                                17.3 19.2 PATHF[0]
            Data
  Data[0]
                              16.7 18.1 F[10]
            N mem read
N mem read
                                16.7 18.1 PATHF[11]
            Data
  Data[7]
                                    18.3 F[12]
                              16.9
N mem read
            N mem read
                                16.9 18.3
                                            PATHF[13]
 Data[3]
            Data
                              16.9 18.3 F[14]
N mem read
            N mem read
                              16.9 18.3 PATHF[15]
18.3 19.7 F[16]
  Data[0]
            Data
N chip select
            N chip select
                              18.3 19.7 PATHF[17]
18.5 19.9 F[18]
  Data[7]
            Data
 chip select
            N chip select
                              18.5 19.9 PATHF[19]
            Data
  Data[3]
                              18.5 19.9
                                            F[1]
            N chip select
N chip select
                                18.5 19.9 PATHF[20]
            Data
  Data[0]
                              15.0 16.4
                                            F[21]
            N mem read
N mem read
                                15.0 16.4
                                           PATHF[22]
            N xack
  N xack
                              16.8 18.2
                                           F[23]
            N mem write
N mem write
                              16.8 18.2
                                            PATHF[24]
            N xack
 N xack
                              16.6 18.2
                                            F[25]
            N chip select
N chip select
                              16.6 18.2
                                            PATHF[26]
            N xack
  N xack
                                               F[27]
                                                * MORE *
       UTILITY
INSERT MESSAGES GRAPHICS FORM
                           OVERLAY
                                            RECORD
____
      PATH DELETE_TOGGLE
```

nter [string]: >TIMING>PATH DELAY>

```
***************
           Genesil Screen Dump -- Thu Jun 9 16:20:10 1988
 ******************
Chip: ~sni/sni/xserial
                                            Timing Analyzer
 SETUP AND HOLD MODE
                           Corner: GUARANTEED
Fabline: NSC CN12A
  Junction Temperature: 92 deg C
                        Voltage: 4.50v
 External Clock: Net clk
 Included setup files:
              (max. temp. min v. for Net clk)
 #0 max phase c
   _____
           INPUT SETUP AND HOLD TIMES (ns)
 nput
                  Setup Time
                               Hold Time
                              Ph1(f) Ph2(f)
                 Ph1(f) Ph2(f)
                       8.4
                                ___
                                     -4.7
                                             PATH
Address[0]
                  ___
                        8.5
8.5
                                      -4.8
Address[1]
                                             PATH
                                     -4.7
Address[2]
                                ___
                                             PATH
                                     -3.6
                        5.7
                                 ___
                                             PATH
Data[0]
                                     -3.7
                        5.8
                                             PATH
pata[1]
                        5.8
                                      -3.7
ata[2]
                                ___
                                             PATH
                        5.8
                                      -3.7
                                             PATH
Data[3]
                        6.5
                                      -4.6
                                             PATH
Data[4]
                        6.5
                                      -4.6
ata[5]
                                ____
                                             PATH
                        6.5
                                     -4.6
                                ___
                                             PATH
Bata[6]
                                     -4.5
                        6.5
Data[7]
                                             PATH
[0]
                                             PATH
[10]
                                             PATH
F[11]
                                             PATH
E[12]
                                             PATH
                                             PATH
                                             PATH
F[15]
                                             PATH
[16]
                                             PATH
                                             PATH
[17]
                                             PATH
F[18]
                                             PATH
E[19]
                                             PATH
l 1 1
INSERT MESSAGES GRAPHICS FORM
                                    RECORD UTILITY
                            OVERLAY
     _____
BACK
```

************************* Genesil Screen Dump -- Thu Jun 9 16:20:21 1988 ****************** Chip: ~sni/sni/xserial Timing Analyzer ___ F[20] ___ ____ PATH F[21] PATH F[22] ____ ____ PATH ---PATH F[23] ___ ___ ____ PATH F[24] ____ PATH ___ F[25] ___ ___ PATH F[26] ____ PATH F[27] ___ _---PATH F[28] ___ ___ PATH ____ ___ F[29] ____ ____ ---PATH F[2] _---___ PATH F[30] ___ ____ PATH F[31] ___ PATH F[3] PATH F[4] ___ ___ PATH F[5] ___ ---PATH F[6] ____ ___ PATH F[7] ____ PATH F[8] ___ F[9] PATH PATH IO opcode[0] ___ ___ PATH ____ ----IO opcode[1] ___ PATH [2] IO opcode ____ ___ -----2.86.5 ____ PATH N chip select PATH ___ ----___ N mem read -2.96.6 ---PATH N mem write -4.7Net run 23.6 ____ PATH 6.0 -3.1PATH Net sync ____ PATH R[0] ___ PATH k[10] PATH k (11 1 PATH R[12] PATH R[13] PATH k[14] PATH R[15]

INSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY

BACK

```
    <t_con/prefetch/proc_net_read'</td>
    20.7
    fall fall

    proc_net_con/prefetch/n_dav_rd
    19.7
    fall

    INSERT MESSAGES GRAPHICS FORM
    OVERLAY
    RECORD
    UTILITY

    BACK
    PHASE1 HIGH
    CYCLE PH1
    DUMP_LATCH_THRESHOLD

    PHASE2_HIGH
    CYCLE_PH2
    DUMP_LATCH
```

```
**********************
                  Genesil Screen Dump -- Thu Jun 9 16:21:16 1988
 ***********************
 Chip: ~sni/sni/xserial
                                                                         Timing Analyzer
    proc net con/prefetch/n dav rd
                                             19.7
                                                                  fall
    <oc net con/prefetch/fifo read</pre>
                                             18.1
                                                                   fall
                                        18.1
18.1
17.0
15.7
14.2
                                                                   fall
    < net con/rd control/fifo read
                                                                   fall
    <net con/rd control/fifo read'</pre>
    <c net con/rd control/xfer out</pre>
                                                                   fall
    < net con/rd control/xfer out'
                                                                   fall
    proc net con/rd control/n run
                                           12.3
                                                                   fall
                                           8.2
4.9
                                                                   fall
    host proc sync/sync run/n run
    host proc sync/sync run/n run'
                                                                   fall
                                            4.6
    host proc sync/sync run/run
                                                                   rise
    host proc sync/sync run/run'
                                            3.4
                                                                   rise
                                          2.3
    <st proc sync/sync run/net run</pre>
                                                                   rise
    Net run/net run
                                             2.2
                                                                   rise
                                             2.1
                                                                   rise
   Net run/net run'
                                             0.0
                                                                   rise
   Net run
Minimum cycle time (from Ph1) is 38.6 ns set by:
  ** Clock delay: 2.5ns (41.1-38.6)
                                                               Transition
                                       Cumulative Delay
   Node
                                            41.1
                                                                   fall
   ser encoder/data register/280
                                                                  fall
                                            39.0
   *<der/data register/(internal)
   <r encoder/data register/cb[0]</pre>
                                            38.7
                                                                   rise
   <ncoder/parity_gen/xor16_0/out
<coder/parity_gen/xor16_0/out'
<coder/parity_gen/xor16_0/m[0]</pre>
                                            38.4
                                                                  rise
                                            38.1
                                                                  rise
                                            36.3
                                                                   fall
   \langle oder/parity \overline{g}en/xor16 \overline{0}/m[0]'
                                           36.3
                                                                   fall
                                          33.8
                                                                  rise
   <coder/parity_gen/xor16_U/K[U]
<oder/parity_gen/xor16_0/k[0]'
<coder/parity_gen/xor16_0/j[1]
<oder/parity_gen/xor16_0/j[1]'
<oder/parity_gen/xor16_0/in[3]
proc_net_fifo/proc_net_do[7]
proc_net_fifo/PHASE_C</pre>
23.0
23.7
23.7
23.7
23.7
23.7
24.2
25.2
   <coder/parity gen/xor16 0/k[0]</pre>
                                                                  rise
                                                                  fall
                                                                  fall
                                                                  rise
                                                                  rise
  proc_net_fifo/proc_net_do[7]' 24.2
proc_net_fifo/PHASE_C 2.2
                                                                 rise
                                                                 rise
 INSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY
             PHASE1_HIGH CYCLE_PH1 DUMP_LATCH_THRESHOLD
PHASE2_HIGH CYCLE_PH2 DUMP_LATCH
BACK
```

>TIMING>CLOCKS>

```
*************************
                  Genesil Screen Dump -- Thu Jun 9 16:21:23 1988.
 *****************
 Chip: ~sni/sni/xserial
                                                                         Timing Analyzer
        <coder/parity gen/xor16 0/m[0]</pre>
                                            36.3
    <oder/parity_gen/xor16_0/m[0]'
<coder/parity_gen/xor16_0/k[0]</pre>
                                            36.3
                                                                  fall
                                           33.8
                                                                  rise
    <oder/parity_gen/xor16_0/k[0]'</pre>
                                            33.7
                                                                  rise
    <coder/parity gen/xor16 0/j[1]</pre>
                                           31.2
                                                                  fall
    <oder/parity gen/xor16 0/j[1]'</pre>
                                           31.1
                                                                  fall
    <oder/parity_gen/xor16_0/in[3]</pre>
                                           28.7
                                                                  rise
    proc net fifo/proc net do[7]
                                           26.1
                                                                  rise
    proc_net_fifo/proc_net_do[7]'
proc_net_fifo/PHASE_C
                                           24.2
                                                                  rise
                                            2.2
                                                                  rise
    Net clk/PHASE C
                                            1.2
                                                                  rise
    Net clk
                                             0.0
                                                                  rise
Minimum cycle time (from Ph2) is 32.8 \, ns set by:
   ** Clock delay: 4.4ns (20.8-16.4) cycle sharing disabled
                                      Cumulatīve Delay
    Node
                                                              Transition
                                           38.9
    <oder/data register/(internal)</pre>
                                                                  rise
    <r encoder/data register/cb[5]</pre>
                                           38.3
                                                                 fall
    <ncoder/parity gen/xor16 5/out</pre>
                                           38.3
                                                                 fall
   <coder/parity_gen/xor16_5/out'
<coder/parity_gen/xor16_5/m[0]
<oder/parity_gen/xor16_5/m[0]'
<coder/parity_gen/xor16_5/k[1]</pre>
                                           38.2
                                                                 fall
                                           36.6
                                                                 rise
                                           36.5
                                                                 rise
                                           33.8
                                                                 fall
   <oder/parity gen/xor16 5/k[1]'</pre>
                                           33.8
                                                                 fall
   <coder/parity gen/xor16 5/j[3]</pre>
                                           31.4
                                                                 rise
   <der/parity_gen/xor16_5/j[3]'
<der/parity_gen/xor16_5/in[7]
proc_net_fifo/proc_net_do[15]
proc_net_fifo/proc_net_do[15]'</pre>
                                           31.3
                                                                 rise
                                         28.8
                                                                 fall
                                           26.5
                                                                 fall
                                          24.7
                                                                 fall
   *proc net fifo/(internal)
                                           19.9
                                                                 fall
   proc net fifo/PHASE C
                                           2.0
                                                                 fall
   Net clk/PHASE C
                                           0.9
                                                                 fall
   Net clk
                                          0.0
                                                                fall
 INSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY
BACK PHASE1_HIGH CYCLE_PH1 DUMP_LATCH_THRESHOLD PHASE2_HIGH CYCLE_PH2 DUMP_LATCH
```

***************** Genesil Screen Dump -- Thu Jun 9 16:21:47 1988 ************* Timing Analyzer Chip: ~sni/sni/xserial abline: NSC CN12A Corner: GUARANTEED Junction Temperature: 92 deg C Voltage: 4.50v External Clock: Net clk Included setup files: (max. temp. min v. for Net clk) #0 max phase c ______ OUTPUT DELAYS (ns) Ph1(r) Delay Ph2(r) Delay Loading(pf) Dutput Min 0.0 0.0 0.0 0.0 0.0 0.0 Max Max 26.8 26.8 26.8 26.8 26.8 26.6 26.9 Min Max Min 0.0 26.8 26.8 26.8 26.8 26.6 26.9 27.4 17.7 26.8 50.00 PATH Pata[0] 50.00 0.0 PATH bata[1] 50.00 0.0 PATH Data[2] 50.00 0.0 PATH Data[3] 50.00 0.0 PATH bata[4] 50.00 0.0 ata[5] PATH 50.00 Data[6] 0.0 PATH 50.00 PATH ₽ata[7] 0.0 50.00 17.7 PATH 16.3 ___ ---50.00 Rost dav PATH Host rfi 50.00 PATH _xack 50.00 16.7 20.2 16.7 20.2 PATH 50.00 et dav ___ ___ ----PATH 50.00 Net error PATH 50.00 ____ ____ PATH Net rfi ____ 50.00 PATH ---___ roc run ___ 23.9 0.0 23.9 26.3 0.0 26.3 24.7 0.0 24.7 24.2 0.0 24.2 24.1 0.0 24.1 23.9 0.0 23.9 23.7 0.0 23.7 23.9 50.00 0.0 PATH [0]# 0.0 50.00 R[10] [11] 50.00 0.0 PATH 50.00 [12] 0.0 PATH 50.00 0.0 PATH R[13] 50.00 0.0 PATH R[14] 50.00 0.0 PATH [15] 23.5 0.0 0.0 23.5 50.00 PATH R[16] RECORD UTILITY

OVERLAY INSERT MESSAGES GRAPHICS FORM

BACK

50.00

50.00

50.00

50.00

PATH

PATH

PATH

************************ Genesil Screen Dump -- Thu Jun 9 16:21:56 1988 ********************************* Chip: ~sni/sni/xserial Timing Analyzer .0_Becc 0.0 23.9 26.3 50.00 Proc run ---PATH R[0] 0.0 23.9 50.00 PATH R[10] 0.0 0.0 26.3 50.00 PATH R[11] 0.0 24.7 0.0

 24.7
 0.0
 24.7

 24.2
 0.0
 24.2

 24.1
 0.0
 24.1

 23.9
 0.0
 23.9

 23.7
 0.0
 23.7

 23.5
 0.0
 23.5

 23.4
 0.0
 23.4

 23.2
 0.0
 23.2

 23.1
 0.0
 23.1

 24.2
 0.0
 24.2

 23.2
 0.0
 23.4

 23.4
 0.0
 23.4

 23.6
 0.0
 23.6

 24.7 50.00 PATH 0.0 R[12] 50.00 PATH R[13] 0.0 50.00 PATH 0.0 R[14] 50.00 PATH R[15] 0.0 50.00 0.0 R[16] 50.00 PATH R[17] 0.0 50.00 PATH R[18] 0.0 50.00 PATH 0.0 50.00 R[19] PATH 0.0 50.00 R[1] PATH 0.0 50.00 R[20] PATH R[21] 0.0 50.00 PATH R[22] 0.0 23.6 50.00 PATH R[23] 0.0 23.5 50.00 PATH 23.7 23.8 24.0 24.2 24.3 26.3 24.4 25.6 25.3 24.9 25.1 25.3 25.4 25.6 25.8 26.1 23.7 R[24] 0.0 50.00 PATH R[25] 0.0 50.00 PATH R[26] 0.0 50.00 PATH 0.0 R[27] 50.00 PATH 0.0 50.00 R[28] 0.0 50.00 k[29] PATH k[2] 0.0 50.00 PATH 50.00 R[30] 0.0 PATH 0.0 50.00 R[31] PATH 0.0 50.00 k[3] PATH 50.00 0.0 R[4] PATH R[5] 0.0 50.00 PATH 0.0 25.4 0.0 25.6 0.0 25.8 0.0 26.1 14.5 15.7 13.1 14.4 50.00 k[6] PATH 50.00 k [7] PATH

RECORD INSERT MESSAGES GRAPHICS FORM OVERLAY UTILITY

BACK

R[8]

R[9]

Serial out

58 Jun 10 08:57 1988 timing at 92C 4.5V Page 10 ***************** Genesil Screen Dump -- Thu Jun 9 16:22:27 1988 *************** Timing Analyzer Chip: ~sni/sni/xserial _____Genesil Version v7.0 Beta-----VIOLATION MODE Corner: GUARANTEED abline: NSC CN12A Voltage: 4.50v Junction Temperature:92 deg C External Clock: Net clk Included setup files: (max. temp. min v. for Net_clk) #0 max_phase_c _- _ _ NO VIOLATIONS Hold time check margin: 0.0ns NSERT MESSAGES GRAPHICS FORM RECORD UTILITY OVERLAY

BACK

>TIMING>VIOLATIONS>

```
************************
           Genesil Screen Dump -- Fri Jun 10 06:57:09 1988
 ****************
Chip: ~sni/sni/xserial
                                                Timing Analyzer
 SETUP AND HOLD MODE
 abline: NSC CN12A
                             Corner: GUARANTEED
  Junction Temperature: 92 deg C
                          Voltage:4.50v
  External Clock: Proc clk
 Included setup files:
                  (max. temp. min v. for Proc clk)
  #0 max_phase_a
   INPUT SETUP AND HOLD TIMES (ns)
Input
                   Setup Time
                                 Hold Time
                  Ph1(f) Ph2(f)
                                 Ph1(f) Ph2(f)
                                        -6.2
                   ___
                         9.9
                                  ----
                                                 PATH
Address[0]
                         10.1
                                        -6.4
                    ___
                                                 PATH
Address[1]
                                        -6.2
                         10.0
                                   ___
                                                 PATH
Address[2]
                                        -2.9
                         6.8
                                                 PATH
Data[0]
                                        -3.0
bata[1]
                         6.9
                                   ____
                                                 PATH
                         6.8
6.7
8.1
                                        -2.9
Data[2]
                                                 PATH
                                        -2.9
                                   ____
Data[3]
                                                 PATH
                                        -4.3
                                                 PATH
Data[4]
                                        -4.3
ata[5]
                         8.1
                                   -----
                                                 PATH
                                        -4.2
                          7.9
bata[6]
                                                 PATH
                                        -4.0
                          7.7
Data[7]
                                                 PATH
                                         1.0
[0]
                         0.6
                                                 PATH
                                         1.1
[10]
                         0.5
                                                 PATH
                                         1.1
                          0.5
F[11]
                                                 PATH
                                         1.1
                          0.5
F[12]
                                                 PATH
                          0.5
                                         1.1
                                                 PATH
[13]
                          0.5
                                         1.1
                                                 PATH
[14]
                          0.5
F[15]
                                         1.1
                                                 PATH
[16]
                          0.5
                                         1.1
                                                PATH
                                  --- 1.1
--- 1.1
--- 1.0
--- 1.1
[17]
                          0.5
                                                PATH
                         0.5
                                                PATH
F1181
                         0.4
                                                PATH
F[19]
                         0.6
                                                PATH
[1]
                                                PATH
                        0.4
                               OVERLAY RECORD UTILITY
INSERT MESSAGES GRAPHICS FORM
      _____
BACK
```

***************** Genesil Screen Dump -- Fri Jun 10 06:57:22 1988 **************** Chip: ~sni/sni/xserial Timing Analyzer F[20] 0.41.1 PATH F[21] 0.4 1.1___ PATH 1.2 F[22] 0.4 ___ ___ F[23] 0.41.2 PATH F[24] 0.41.2 PATH F[25] 0.4 1.2 PATH F[26] 0.41.2 PATH 1.2 F[27] 0.4____ PATH F[28] 0.4____ 1.2 ____ PATH F[29] 0.4 1.2 PATH 1.0 F[2] 0.6 PATH F[30] 0.4 1.2 PATH F[31] 0.41.2 PATH F[3] 0.5 1.0 ---PATH ___ F[4] 0.5 ---1.0 ____ PATH 0.5 F[5] 1.1 PATH 0.5 F[6] 1.1___ ___ PATH F[7] 0.5 1.1____ PATH F[8] 0.5 1.1PATH F[9] 0.5 1.1PATH IO opcode[0] ___ 26.8 -8.2PATH ___ 25.4 -8.4IO opcode[1] ___ ___ PATH IO opcode[2] 27.0 -9.4PATH -5.5 N chip select 9.3 PATH N mem read ____ 6.3 -2.6PATH N mem write 7.9 -4.2PATH 5.2 Net run ___ -1.4PATH ___ Net sync ____ ____ ---___ PATH 0.5 1.3 R[0]PATH 1.3 R[10] ___ 0.6 ___ PATH R[11] ____ 0.6 1.3 PATH 1.2 R[12] 0.6 PATH R[13] 0.6 1.2 ___ PATH 0.6 1.2 R[14] ___ ---PATH R[15] 0.6 1.2 INSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY _______ BACK

**************************************					Timing	Analyzer
	Genesil		//.U_Beta			
_R[12]		0.6	-	1.2	PATH	
R[13]		0.6		1.2	PATH	
■ R[14]		0.6		1.2	PATH	
R[15]		0.6		1.2	PATH	
R[16]		0.6		1.2	PATH	
R[17]		0.7		1.2	PATH	
R[18]		0.7		1.2	PATH	
_R[19]		0.7		1.2	PATH	
R[1]		0.5		1.3	PATH	
k[20]		0.8		1.1	PATH	
R[21]		0.8		1.0	PATH	
■ R[22]		0.8		1.0	PATH	
R[23]		0.9		1.0	PATH	
R[24]		0.9		1.0	PATH	
_R[25]		0.9		0.9	PATH	
R[26]		0.9		0.9	PATH	
R[27]		0.9		0.9	PATH	
R[28]		0.9		0.9	PATH	
R[29]		1.0		0.9	PATH	
R[2]		0.5		1.3	PATH	
k[30]		1.0		0.8	PATH	
R[31]		1.0		0.8	PATH	
R[3]		0.5		1.3	PATH	
R [4]		0.5		1.3	PATH	
R[5]		0.5		1.3	PATH	
-R[6]		0.6		1.3	PATH	
R[7]		0.6		1.3	PATH	
R[8]		0.6		1.3	PATH	
R[9]		0.6		1.3	PATH	
k bus en[0]		18.7		-15.0	PATH	
		19.4		-15.8	PATH	
bus en[1]		0.6		0.9	PATH	
Req f 2					PATH	
Serial in					PATH	
ransfer_in		- - -			PATH	
Transfer_out						
4 TUGERE MECCACEC CRARUIC	C FORM		TUEDIAV	RE	CORD	UTTI.TTV

INSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY

BACK

```
Jun 10 08:57 1988 timing_at_92C_4.5V Page 14
```

```
*****************************
               Genesil Screen Dump -- Fri Jun 10 06:58:04 1988
  ********************************
 Chip: ~sni/sni/xserial
 -----Genesil Version v7.0 Beta-----
 CLOCK REPORT MODE
  Fabline: NSC CN12A
                                      Corner: GUARANTEED
   Junction Temperature: 92 deg C Corner: GUARA

Voltage: 4.50v
   External Clock: Proc clk
  Included setup files:
   #0 max_phase_a (max. temp. min v. for Proc_clk)
                           CLOCK TIMES (minimum)
 hase 1 High: 23.1 ns
                             Phase 2 High:
                                                     27.0 ns
 ycle (from Ph1): 46.4 ns Cycle (from Ph2): 78.2 ns
                 _____
Minimum Cycle Time: 78.2 ns Symmetric Cycle Time: 78.2
   -----
                            CLOCK WORST CASE PATHS
Minimum Phase 1 high time is 23.1 ns set by:
  ** Clock delay: 1.9ns (25.0-23.1)
                               Cumulative Delay Transition
                                25.0
   host data latch/(internal)
                                                        rise
   host_data_latch/wr[1] 23.2
host_data_latch/wr[1]' 23.0
host_data_latch/dec_en 21.7
host_data_latch/host_proc_mwtc 19.8
coc_sync/stage2/host_proc_mwtc 18.3
                                                         fall
                                                        fall
                                                        fall
                                                        fall
                                                        fall
   <c sync/stage2/host proc mwtc'
                                     7.7
6.7
                                                        fall

<st_proc_sync/stage2/n_cs_sync
host_proc_sync/stage2/cs_sync
host_proc_sync/stage1/cs_sync
host_proc_sync/stage1/cs_sync'
host_proc_sync/stage1/PHASE_A

</pre>
                                                        rise
                                     5.8
                                                        fall
                                    5.8
5.4
2.3
                                                         fall
                                                         fall
                                                        rise
   Proc clk/PHASE A
                                     1.2
                                                        rise
   Proc clk
  NSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY
              PHASE1_HIGH CYCLE_PH1 DUMP_LATCH_THRESHOLD
PHASE2_HIGH CYCLE_PH2 DUMP_LATCH
BACK
>TIMING>CLOCKS>
```

```
************************
               Genesil Screen Dump -- Fri Jun 10 06:58:13 1988
  Timing Analyzer
 thip: ~sni/sni/xserial
      ------Genesil Version v7.0 Beta------
   Proc clk
 Minimum Phase 2 high time is 27.0 ns set by:
  ** Clock delay: 4.1ns (31.1-27.0)
                                Cumulative Delay Transition
   Node
   Rd[5]/(internal)
                                      31.1
                                                        rise
                                      26.3
                                                        fall
   R[29]
                                     19.4
                                                        fall
   Rd[5]/r
   proc out mux/r[29]
                                     18.2
                                                        fall
   proc out mux/r[29]'
                                                        fall
                                     13.6
   opcode_decoder/net_read
opcode_decoder/net_read'
                                     10.7
                                                        rise
                                    10.4
                                                        rise
                                     9.6
                                                        rise
   opcode_decoder/n_io_opcode[2] 8.4
opcode_decoder/n_io_opcode[2]' 8.3
opcode_decoder/io_opcode[2] 6.9
IO_opcode[2]/io_opcode
                                                        rise
                                                        rise
                                                        fall
                                                        fall
                                      3.8
                                                        fall
   IO opcode[2]/io opcode'
                                                        fall
                                      0.0
   IO opcode[2]
Minimum cycle time (from Ph1) is 46.4 ns set by:
  ** Clock delay: 2.2ns (48.7-46.4)
                               Cumulative Delay Transition
                                                        fall
   proc host fifo/(internal)
                                   48.7
                                     48.3
                                                        rise
   proc host fifo/r[29]
   proc_in_mux/proc_din[29]
proc_in_mux/proc_din[29]'
                                    47.6
                                                        rise
                                     43.9
                                                        rise
   proc_in_mux/r in[29]
                                     42.4
                                                        rise
                                     41.9
   Rd[5]/r^{-}in
                                                        rise
                                     41.7
                                                        rise
   Rd[5]/r^{-}in'
   *Rd[5]/\overline{(internal)}
                                                       fall
                                     40.1
                                                       rise
                                    37.1
   R[29]
                                    30.8
   Rd[5]/r
 INSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY
      PHASE1_HIGH CYCLE_PH1 DUMP_LATCH_THRESHOLD PHASE2_HIGH CYCLE_PH2 DUMP_LATCH
BACK
```

```
*************************
                Genesil Screen Dump -- Fri Jun 10 06:58:22 1988
  ***********************************
 Chip: ~sni/sni/xserial
                                                                  Timing Analyzer
   30.8
                                                            rise
    proc out mux/r[29]
                                        29.8
                                                            rise
    proc_out_mux/r[29]'
                                        26.0
                                                            rise
    proc_out_mux/net_proc do[29]
                                       24.5
                                                           rise
    net_proc fifo/net proc do[29]
                                      24.3
                                                           rise
                                      24.2
    net proc fifo/net proc do[29]'
                                                            rise
    net_proc_fifo/PHASE A
                                        2.3
                                                           rise
                                        1.2
    Proc clk/PHASE A
                                                           rise
    Proc clk
                                        0.0
Minimum cycle time (from Ph2) is 78.2 ns set by:
   ** Clock delay: 2.2ns (41.3-39.1) cycle sharing disabled
                                  Cumulatīve Delay
    Node
                                                       Transition
    Data[2]
                                       65.9
                                                           fall
   Data[2]/host dout
                                       59.5
                                                           fall
    <eceiver/8toI mux/host dout[2]</pre>
                                       59.2
                                                           fall
    <ceiver/8to1 mux/host dout[2]'</pre>
                                       56.7
                                                           fall
   <ver/8to1_mux/proc_host_do[10]
<eceiver/latch/ph_do_latch[10]
<ceiver/latch/ph_do_latch[10]'</pre>
                                      52.0
                                                           fall
                                      51.9
                                                           fall
                                      51.8
                                                           fall
   <ceiver/latch/proc_host_do[10]
<oc_host_fifo/proc_host_do[10]</pre>
                                      47.9
                                                           fall
                                      47.6
                                                           fall
   <c host fifo/proc host do[10]'
                                     46.6
                                                           fall
   *proc host fifo/(Internal)
                                      39.9
                                                           rise
   proc host fifo/r[10]
                                      39.4
                                                           fall
   proc_in_mux/proc_din[10]
proc_in_mux/proc_din[10]'
                                       39.1
                                                           fall
                                      35.5
                                                          fall
   proc in mux/r in[10]
                                      33.7
                                                          fall
   Rb[2]/r in
                                       32.4
                                                           fall
   Rb[2]/r^{-}in'
                                       31.4
                                                           fall
   R[10]
                                       26.3
                                                           fall
   Rb[2]/r
                                      19.4
                                                           fall
   proc_out_mux/r[10]
proc_out_mux/r[10]'
                                      18.2
                                                          fall
                                   13.6
 INSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY
         PHASE1_HIGH CYCLE_PH1 DUMP_LATCH_THRESHOLD PHASE2_HIGH CYCLE_PH2 DUMP_LATCH
BACK
```

Jun 10 08:57 1988 timing_at_92C_4.5V Page 17

```
Genesil Screen Dump -- Fri Jun 10 06:58:28 1988
  *****************
                                                                Timing Analyzer
 hip: ~sni/sni/xserial
 Minimum cycle time (from Ph2) is 78.2 ns set by:
  ** Clock delay: 2.2ns (41.3-39.1) cycle sharing disabled
                                 Cumulative Delay
                                                  Transition
   Node
   Data[2]
                                      65.9
                                                          fall
                                      59.5
                                                          fall
   Data[2]/host dout
                                      59.2
                                                          fall
   <eceiver/8toI mux/host dout[2]</pre>
   <ceiver/8to1_mux/host_dout[2]'</pre>
                                      56.7
                                                          fall
   <ver/8to1 mux/proc host do[10]
<eceiver/Tatch/ph_do_latch[10]</pre>
                                     52.0
                                                          fall
                                  52.0
51.9
51.8
47.9
47.6
46.6
                                                          fall
   <ceiver/latch/ph do Tatch[10]'</pre>
                                                          fall
                                                          fall
   <ceiver/latch/proc host do[10]</pre>
   <oc host fifo/proc host do[10]
<c host fifo/proc host do[10]'
*proc host fifo/(internal)
proc host fifo/r[10]</pre>
                                                          fall
                                                         fall
                                      39.9
                                                         rise
                                      39.4
                                                         fall
   proc in mux/proc din[10]
                                      39.1
                                                         fall
   proc in mux/proc din[10]'
                                      35.5
                                                         fall
   proc in mux/r in[10]
                                      33.7
                                                         fall
   Rb[2]/r in
                                      32.4
                                                         fall
   Rb[2]/r in'
                                      31.4
                                                         fall
                                      26.3
                                                         fall
   R[10]
                                      19.4
                                                         fall
   Rb[2]/r
                                     18.2
                                                         fall
   proc out mux/r[10]
                                     13.6
                                                         fall
   procout mux/r[10]'
   procout mux/net read
                                     10.7
                                                         rise
   opcode decoder/net read
                                     10.4
                                                         rise
                                     9.6
8.4
   opcode_decoder/net_read'
                                                         rise
   opcode_decoder/n_io_opcode[2]
                                                         rise
                                     8.3
   opcode decoder/n io opcode[2]'
                                                         rise
                                      6.9
                                                         fall
   opcode decoder/io opcode[2]
   IO opcode[2]/io opcode
                                      5.1
                                                         fall
   IO opcode[2]/io opcode'
                                    3.8
0.0
                                                        fall
                                                        fall
   IO opcode[2]
 INSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY
         PHASE1_HIGH CYCLE_PH1 DUMP_LATCH_THRESHOLD PHASE2_HIGH CYCLE_PH2 DUMP_LATCH
BACK
```

50.00

50.00 PATH

PATH

Jun 10 08:57 1988 timing at 92C 4.5V Page 18 ************************ Genesil Screen Dump -- Fri Jun 10 06:58:55 1988 *********************** Timing Analyzer chip: ~sni/sni/xserial OUTPUT DELAY MODE Corner: GUARANTEED Fabline: NSC CN12A Junction Temperature:92 deg C Voltage: 4.50v External Clock: Proc clk Included setup files: (max. temp. min v. for Proc clk) #0 max phase a ______ OUTPUT DELAYS (ns) Ph1(r) Delay Ph2(r) Delay Loading(pf) Dutput Max Min
28.6 0.0
28.6 0.0
28.7 0.0
28.7 0.0
28.7 0.0
28.7 0.0
28.9 0.0
29.1 0.0 MaxMin Max 26.8 26.8 26.8 26.8 26.8 26.6 26.9 27.4 0.0 50.00 PATH Pata[0] 50.00 0.0 PATH bata[1] 0.0 50.00 PATH Data[2] 50.00 PATH 0.0 Data[3] 50.00 PATH bata[4] 0.0 28.5 28.9 29.1 50.00 PATH 0.0 bata[5] 50.00 PATH 0.0 Data[6] 50.00 PATH 0.0 Pata[7] ___ ____ 50.00 PATH av 15.1 13.9 ___ 50.00 PATH Host dav 15.1 20.7 20.2 15.2 31.2 31.1 15.7 33.8 36.9 35.5 35.1 35.0 17.7 ___ 50.00 PATH Host rfi 16.7 ---14.2 20.2 50.00 PATH xack 50.00 PATH 14.0 et dav 50.00 PATH 15.0 Net error 50.00 PATH ₩et rfi 16.3 ___ PATH 13.0 roc_run PATH 0.0 [0] PATH 0.0 R[10] PATH 0.0 [11]PATH 0.0 [12] PATH 0.0 R[13] PATH 0.0 B[14]

INSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY

0.0

0.0

BACK

[15]

50.00

50.00

50.00

PATH

PATH

PATH

*********************** Genesil Screen Dump -- Fri Jun 10 06:59:07 1988 Chip: ~sni/sni/xserial Timing Analyzer ___ 13.0 15.7 50.00 PATH Proc_run R[0]0.0 33.8 0.0 23.9 50.00 PATH R[10] 0.0 36.9 0.0 26.3 50.00 PATH R[11] 0.0 35.5 0.0 24.7 50.00 R[12] 0.0 0.0 50.00 35.1 24.2 PATH 24.1 23.9 23.7 23.5 35.0 50.00 R[13] 0.0 0.0 PATH 50.00 R[14] 0.0 34.9 0.0 PATH 0.0 34.7 50.00 R[15] 0.0PATH 0.0 33.6 50.00 0.0R[16] PATH 0.0 0.0 23.4 50.00 k[17] 33.4 0.0 0.0 R[18] 33.3 23.2 50.00 PATH 23.1 R[19] 0.0 33.2 0.0 50.00 PATH 24.2 50.00 R[1] 0.0 34.0 0.0 PATH 33.3 23.2 50.00 R[20] 0.0 0.0 PATH 33.5 0.0 23.4 50.00 R[21] 0.0 PATH 23.6 50.00 0.0 33.6 0.0 R[22] PATH k[23] 0.0 33.6 0.0 23.5 50.00 PATH 50.00 R[24] 0.0 33.8 0.0 23.7 PATH 50.00 0.0 0.0 23.8 R[25] 33.9 PATH [26] 24.0 50.00 0.0 34.0 0.0 PATH 24.2 35.2 0.0 50.00 R[27] 0.0 PATH 35.3 0.0 24.3 50.00 R[28] 0.0 PATH 0.0 26.3 50.00 [29] 0.0 37.1 PATH [2] 0.0 34.2 0.0 24.4 50.00 PATH 25.6 50.00 R[30] 0.0 36.5 0.0 PATH 25.3 50.00 **=**[31] 0.036.2 0.0PATH [3] 0.0 34.6 0.024.9 50.00 PATH R[4] 0.0 34.8 0.0 25.1 50.00 PATH 0.0 36.0 0.0 25.3 50.00 PATH R[5] 0.0 36.1 0.0 25.4 50.00 [6] 25.6 0.0 36.3 0.0 50.00 PATH [7] 0.0 36.5 0.0 25.8 50.00 PATH R[8]

INSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY

0.0

26.1

36.7

0.0

BACK

B[91

fi

Serial out

68 Jun 10 08:57 1988 timing at 92C 4.5V Page 20 ***************** Genesil Screen Dump -- Fri Jun 10 07:01:08 1988 ************* Timing Analyzer Chip: ~sni/sni/xserial VIOLATION MODE abline: NSC CN12A Corner: GUARANTEED Junction Temperature:92 deg C Voltage:4.50v External Clock: Proc clk Included setup files: (max. temp. min v. for Proc clk) #0 max phase_a NO VIOLATIONS Hold time check margin: 0.0ns INSERT MESSAGES GRAPHICS <u>FORM</u> OVERLAY RECORD UTILITY BACK >TIMING>VIOLATIONS>

```
**************
          Genesil Screen Dump -- Fri Jun 10 08:03:31 1988
*********************
Chip: ~sni/sni/xserial
                                               Timing Analyzer
 -- | *CURRENT*
abline: NSC CN12A
                           Corner: GUARANTEED
                                             |Address[0]
                         Voltage:4.50v
 Junction Temperature: 92 deg C
                                             |Address[1]
 External Clock: Proc clk
                                             |Address[2]
Included setup files:
                                             |Data[0]
                   (max. temp. min v. for Proc_clk) | Data[1]
 #0 max phase_a
                  -----|Data[2]
                         PATH DELAY (ns)
                      (Ph1) Min
ource Object Connector
 Dest. Object Connector
R bus en[0]
            R bus en
  Rd[7]
                               16.4 17.8
                                           PAT | Data[7]
            R
R bus en[0]
            R bus en
                             15.7 17.1
                                          | Dav
 Rc[7]
                               15.7 17.1
                                           PAT | F[0]
            R
                             16.0 17.4
                                          |F[10]
R bus en[0]
            R bus en
 Rb[7]
            R
                               16.0 17.4
                                           PAT | F[11]
            R bus en
                             16.9 18.3
R bus en[0]
                                          |F[12]
                               16.9 18.3
                                           PAT | F [ 13 ]
  Ra[7]
            R
            R bus en
                             17.2 18.5
                                           [F[14]
 bus en[0
  Ra[0]
                              17.2 18.5
                                          PAT | F[15]
            R
R bus en[1]
Rd[7]
                             17.1 18.5
                                             [F[16]
            R bus en
             R
                                          PAT | F[17]
                               17.1 18.5
           R bus en
                             16.4
                                           [F[18]
                                   17.8
R bus en[1]
                                           PAT | F[19]
                               16.4 17.8
 Rc[7]
            R
           R bus en
                             16.7 18.1
                                           !F[1]
R bus en[1]
                                          PAT | F[20]
 Rb[7]
                             16.7 18.1
            Ř
           R bus en
                             17.6 19.0
                                          |F[21]
bus en[1]
                             17.6 19.0
              R
                                          PAT | F | 22 ]
  Ra[7]
           R bus en
                             17.9 19.2
                                           |F[23]
 bus en[1]
                             17.9 19.2
                                          PAT | F[24]
 Ra[0]
            R
                             22.9 25.1
           IO opcode
                                          [F[25]
IO opcode[0]
                             22.9 25.1
  Rd[7]
                                          PAT | F[26]
            R
                             21.3 23.3
                                          [F[27]
           IO opcode
IO opcode[0]
                             21.3 23.3 PAT | * MORE *
  Rc[7]
                                          ---+---
                           OVERLAY RECORD
                                                    UTILITY
NSERT MESSAGES GRAPHICS
    PATH DELETE_TOGGLE
```

nter [string]: >TIMING>PATH DELAY>

```
******************
             Genesil Screen Dump -- Fri Jun 10 08:03:42 1988
 ******************
                                                       Timing Analyzer
 thip: ~sni/sni/xserial
                 -----Genesil Version v7.0 Beta-----+--
                                      21.3 23.3 PATH
                                                       BLOCK NAME
                                   21.5
                                          23.5
                                                      *CURRENT*
               IO opcode
 IO opcode(0)
                                             23.5
                                                  PATHAddress[0]
   Rb[7]
                                      21.5
                                                      Address[1]
               IO opcode
                                          25.4
 IO opcode[0]
                                   23.1
                                             25.4
                                      23.1
                                                  PATHAddress[2]
   Ra[7]
                 Ŕ
                                   21.7
                                          23.7
                                                      Data[0]
 IO opcode[0]
               IO opcode
                                      21.7 23.7
                                                  PATHData[1]
   Ra[0]
                  R
                                          23.7
                                   22.0
                                                      Data[2]
 IO opcode[1]
               IO opcode
                                     22.0 23.7
                                                  PATHData[3]
   Rd[7]
                  R
                                          21.9
                                                      Data[4]
 IO opcode[1]
               IO opcode
                                             21.9
                                     20.5
                                                  PATHData[5]
   Rc[7]
                 R
                                                     Data[6]
 IO opcode[1]
                                          22.1
               IO opcode
                                     20.7
                                          22.1
                                                  PATHData[7]
   Rb[7]
                 R
 IO opcode[1]
                                          24.0
                                                      Dav
               IO opcode
                                      22.3 24.0
                                                  PATHF[0]
   Ra[7]
 IO opcode[1]
                                   20.9
                                          22.3
                                                      F[10]
              IO opcode
                                      20.9 22.3
                                                  PATHF[11]
   Ra[0]
                 R
              IO opcode
                                   23.5
                                          25.3
                                                      F[12]
 IO opcode[2]
                                      23.5 25.3
                                                  PATHF[13]
   Rd[7]
                 R
                                   22.0
                                          23.5
                                                      F[14]
 IO opcode[2]
              IO opcode
                                     22.0 23.5
                                                  PATHF[15]
   Rc[7]
                 R
                                  22.2
                                          23.7
                                                      F[16]
 IO opcode[2]
              IO opcode
                                     22.2
                                             23.7
                                                  PATHF[17]
   Rb[7]
                 R
                                  23.8
                                          25.6
                                                   F[18]
              IO opcode
 IO opcode[2]
                                     23.8
                                          25.6
                                                  PATHF[19]
   Ra[7]
                 R
                                  22.3
                                          23.9
                                                    F[1]
 IO opcode[2]
              IO opcode
                                                  PATHF[20]
                                     22.3 23.9
   Ra[0]
                 R
                                  23.7
                                                      F[21]
 Address 0
              Address
                                     23.7
                                             27.4
                                                  PATHF[22]
   Data[7]
                 Data
                                  23.3 26.8
                                                      F[23]
 Address[0]
              Address
                                                  PATHF[24]
                                     23.3 26.8
   Data[3]
                 Data
                                  23.3 26.8
                                                     F[25]
              Address
Address[0]
                                                  PATHF[26]
                                     23.3 26.8
   Data[0]
                 Data
                                  21.2 24.0
                                                  F[27]
 Address[1]
              Address
                                     21.2 24.0
                                                  PATH * MORE *
   Data[7]
                                     ____+
                                                   RECORD
                                                             UTILITY
                                    OVERLAY
 NSERT MESSAGES GRAPHICS
           PATH DELETE TOGGLE
BACK
```

nter [string]: ><u>TIMING</u>><u>PATH DELAY</u>>

```
*******************************
             Genesil Screen Dump -- Fri Jun 10 08:03:52 1988
 **********************************
 Chip: ~sni/sni/xserial
                                                    Timing Analyzer
       23.3 26.8 PATH
                                                    BLOCK NAME
 Address[0]
              Address
                                 23.3
                                        26.8
                                                   *CURRENT*
    Data[0]
                 Data
                                        26.8
                                    23.3
                                               PATHAddress[0]
 Address[1]
              Address
                                 21.2
                                        24.0
                                                   Address[1]
    Data[7]
               Data
                                 21.2 24.0
                                               PATHAddress[2]
              Address
 Address[1]
                                 20.8
                                        23.4
                                               Data[0]
    Data[3]
                Data
                                   20.8
                                               PATHData[1]
                                           23.4
 Address[1]
              Address
                                 20.8 23.4
                                                  Data[2]
    Data[0]
                 Data
                                    20.8 23.4
                                               PATHData[3]
 Address[2]
              Address
                                 19.6
                                       21.8
                                               Data[4]
    Data[7]
               Data
                                   19.6 21.8
                                               PATHData[5]
              Address
 Address 2
                                 19.2
                                       21.3
                                                Data[6]
   Data[3]
                 Data
                                        21.3
                                   19.2
                                               PATHData[7]
 Address[2]
              Address
                                19.2
                                       21.3
                                               Dav
   Data[0]
                 Data
                                   19.2 21.3
                                               PATHF[0]
 N mem read
              N mem read
                                18.5
                                       20.0
                                               F[10]
   Data[7]
                                   18.5 20.0
              Data
                                               PATHF[11]
 N mem read
              N mem read
                                18.7
                                       20.2
                                               F[12]
   Data[3]
                 Data
                                               PATHF[13]
                                 18.7
                                       20.2
 N mem read
              N mem read
                                18.8
                                       20.3
                                               F[14]
   Data[0]
                                         20.3
               Data
                                   18.8
                                               PATHF[15]
 N chip select
              N chip select
                                20.3
                                       21.8
                                               F[16]
   Data[7]
               Data
                                               PATHF[17]
                                  20.3
                                         21.8
  chip select
             N chip select
                                20.5
                                       22.0
                                               F[18]
   Data[3]
                Data
                                   20.5
                                       22.0
                                               PATHF[19]
  chip select
             N chip select
                                20.6
                                       22.1
                                               F[1]
   Data[0]
              Data
                                   20.6
                                        22.1
                                               PATHF[20]
  mem read
             N mem read
                                       18.2
                                               F[21]
   N xack
              N xack
                                 16.7 18.2
                                               PATHF[22]
  mem write
             N mem write
                                18.7
                                       20.2
                                                 F[23]
  N xack
             N xack
                                18.7 20.2
                                               PATHF[24]
N chip select
             N chip select
                                18.4
                                       20.2
                                               F[25]
   N xack
                N xack
                                18.4 20.2
                                               PATHF[26]
                                                  F[27]
                                                  * MORE *
                              -----+-----
      MESSAGES
              GRAPHICS
                      FORM
                                 OVERLAY
                                               RECORD
                                                         UTILITY
         ----
BACK
            PATH DELETE TOGGLE
nter [string]:
TIMING>PATH DELAY>
```

```
*************
             Genesil Screen Dump -- Fri Jun 10 12:24:12 1988
 Chip: ~sni/sni/xserial
  Checking file currency . . .
  **** ctrl-C -- ABORT ACTIVITY ****
SUTILITY;
KEY PARAMETERS
  Key Parameters for Chip ~sni/sni/xserial
  ROUTE VERSION = 87.20
  HEIGHT = 272.2 MILS
    ( = 6913.88 u )
  WIDTH = 300.9 MILS
   ( = 7642.85 u )
  ROUTED = 1 (0=NO, 1=YES)
  TOTAL WIRE LENGTH = 676194 MILS
    (=17175327. u)
  CORE AREA = 60427.7 SQUARE MILS
    (= 38985535. u2)
  PADRING AREA = 21468.3 SQUARE MILS
    ( = T3850489. u2 )
  PAD AREA = 18413.7 SQUARE MILS
    \overline{(} = 11879782. u2)
 ROUTE AREA = 32301.5 SQUARE MILS
    (=20839636. u2)
 PERCENT_ROUTING_OF_CORE = 53 % PERCENT_ROUTING_OF_CHIP = 39 %
 PERCENT CORE OF CHIP = 73 %
 PERCENT PADRING OF CHIP = 26 %
 PERCENT PAD OF PADRING = 85 %
 NETLIST VERSION = 1.0
 NETLISTEXISTS = 1 (0=NO, 1=YES)
 PHASE A TIME = 23.1 NANOSECONDS
 PHASE_B_TIME = 27.0 NANOSECONDS
                                    OVERLAY
                                             RECORD
       MESSAGES GRAPHICS
                                                             UTILITY
                                      COMPILE
                         DEFINITION
EXIT GENESIL SELECT OBJECT
                                                     TOOLING
                                     SIMULATION PLOT
                          PACKAGE EDIT
                                                     TRANSLATE
                                        TIMING
                                        ATG
```

```
**************************
             Genesil Screen Dump -- Fri Jun 10 12:24:30 1988
 *************************
Chip: ~sni/sni/xserial
      PHASE B TIME = 27.0 NANOSECONDS
 SYMMETRIC TIME = 78.2 NANOSECONDS
  NUMBER OF TRANSISTORS = 60356
  POWER DISSIPATION = 616.49 MILLIWATTS @5V 10MHZ
  ROUTE ESTIMATE LVL = 0
  FLAT ROUTE = 1 (0=NO, 1=YES)
  TECH\overline{N}OLOGY NAME = CMOS-1
 PACKAGE SPECIFIED = 0 (0=NO,1=YES)
  FABLINE NAME = NSC CN12A
  COMPILER TYPE = GCX
 FLOORPLAN VERSION = 7.0
 BOND PAD \overline{C}NT = 120
  HEIGHT ESTIMATE = 134.63 MILS
  (=3419.602 \text{ u})
 WIDTH ESTIMATE = 134.15 MILS
  (=3407.409 u)
  FUSED = 1 (0=NO, 1=YES)
  FUSION REQUIRED = 1 (0=NO,1=YES)
 PINOUT = 1 (0=NO, 1=YES)
 PINOUT REQUIRED = 1 (0=NO, 1=YES)
 PLACED = 1 (0=NO, 1=YES)
 PLACEMENT REQUIRED = 1 (0=NO, 1=YES)
 AREA = 81905.0 SQUARE MILS
   ( = 52841830. u2 )
 OBJECT TYPE = Chip
 AREA PER TRANSISTOR = 1.357032 SQUARE MILS
   (= 875.502744 u2)
 PHYSICAL IMPLEMENTATIONS EXIST = 0 (0=NO,1=YES)
 CHECKPOINTS EXIST = 1 (0-NO, 1-YES)
 Genesil internal fault: Please file a bug report, if needed.
 _____
                                                 RECORD UTILITY
INSERT MESSAGES GRAPHICS
                                    OVERLAY
 EXIT GENESIL SELECT_OBJECT DEFINITION COMPILE PACKAGE_EDIT SIMULATION TIMING
                                                    TOOLING
                                                     PLOT
                                                     TRANSLATE
```

```
func designinit {
  toggle Proc_clk 0 '(0 5 10)
  toggle Net_clk 0 '(0 5 10)
  tag Proc_clk cycle rising
  tag Proc_clk step rising
  tag Net_clk step falling
  tag Net_clk cycle none
  showtoggles

func async_setup{
  toggle Proc_clk 0 '(3 13 23 33 43)
  toggle Net_clk 0 '(8 18 28 38 48)
  tag Proc_clk cycle rising
  tag Proc_clk step falling rising
  tag Net_clk step falling rising
  showtoggles
```

Jun 10 12:37 1988 nom_phase_a.040 Page 1

```
LABEL nominal op. cond. for Proc clk
TEMP VOLT 47 5.00
HOLDTIME MARGIN 0.00
SELECT EXT CLOCK Proc clk
IGNORE PATH Data[0]/host dout Data[0]/host din
IGNORE PATH Data[1]/host dout Data[1]/host din
IGNORE_PATH Data[2]/host_dout Data[2]/host_din
IGNORE_PATH Data[3]/host_dout Data[3]/host_din
IGNORE PATH Data[4]/host dout Data[4]/host din
IGNORE PATH Data[5]/host dout Data[5]/host din
IGNORE PATH Data[6]/host dout Data[6]/host din
IGNORE_PATH Data[7]/host_dout Data[7]/host_din
IGNORE_PATH Data[0]/read_disable Data[0]/host_din
|IGNORE PATH Data[1]/read disable Data[1]/host din
IGNORE PATH Data[2]/read disable Data[2]/host din
GNORE PATH Data[3]/read disable Data[3]/host din
IGNORE PATH Data[4]/read disable Data[4]/host din
IGNORE PATH Data[5]/read disable Data[5]/host din
IGNORE PATH Data[6]/read disable Data[6]/host din
IGNORE PATH Data[7]/read disable Data[7]/host din
```

Jun 10 12:37 1988 nom_phase_c.040 Page 1

```
LABEL nominal op. cond. for Net clk
TEMP VOLT 47 5.00
HOLDTIME MARGIN 0.00
SELECT EXT CLOCK Net clk
IGNORE PATH Data[0]/host dout Data[0]/host din
IGNORE PATH Data[1]/host dout Data[1]/host din
IGNORE PATH Data[2]/host_dout Data[2]/host_din
IGNORE_PATH Data[3]/host_dout Data[3]/host_din
IGNORE PATH Data[4]/host dout Data[4]/host din
IGNORE PATH Data[5]/host dout Data[5]/host din
GNORE PATH Data[6]/host dout Data[6]/host din
GNORE PATH Data[7]/host dout Data[7]/host din
IGNORE PATH Data[0]/read_disable Data[0]/host_din IGNORE PATH Data[1]/read_disable Data[1]/host_din
[GNORE PATH Data[2]/read disable Data[2]/host din
GNORE PATH Data[3]/read disable Data[3]/host din
IGNORE PATH Data[4]/read disable Data[4]/host din
IGNORE PATH Data[5]/read disable Data[5]/host din
GNORE PATH Data[6]/read disable Data[6]/host din
GNORE PATH Data[7]/read disable Data[7]/host din
```

```
LABEL max. temp. min v. for Proc clk
TEMP VOLT 92 4.50
HOLDTIME MARGIN 0.00
SELECT EXT CLOCK Proc clk
[GNORE PATH Data[0]/host dout Data[0]/host din
IGNORE PATH Data[1]/host dout Data[1]/host din
IGNORE PATH Data[2]/host dout Data[2]/host din
GNORE PATH Data[3]/host dout Data[3]/host din
IGNORE PATH Data[4]/host_dout Data[4]/host_din IGNORE PATH Data[5]/host_dout Data[5]/host_din
[GNORE PATH Data[6]/host dout Data[6]/host din
 GNORE PATH Data[7]/host dout Data[7]/host din
IGNORE PATH Data[0]/read disable Data[0]/host din
IGNORE PATH Data[1]/read disable Data[1]/host din
GNORE PATH Data[2]/read disable Data[2]/host din
GNORE PATH Data[3]/read_disable Data[3]/host_din IGNORE PATH Data[4]/read_disable Data[4]/host_din
IGNORE PATH Data[5]/read disable Data[5]/host din
 GNORE PATH Data[6]/read disable Data[6]/host din
GNORE PATH Data[7]/read disable Data[7]/host din
```

Jun 10 12:38 1988 max_phase_c.040 Page 1

```
LABEL max. temp. min v. for Net clk
TEMP VOLT 92 4.50
HOLDTIME MARGIN 0.00
SELECT \overline{EXT} CLOCK Net clk
IGNORE PATH Data[0]/host dout Data[0]/host din
IGNORE PATH Data[1]/host dout Data[1]/host din
IGNORE PATH Data[2]/host dout Data[2]/host din
IGNORE PATH Data[3]/host dout Data[3]/host din
IGNORE PATH Data[4]/host_dout Data[4]/host_din
IGNORE PATH Data[5]/host dout Data[5]/host din
[GNORE PATH Data[6]/host dout Data[6]/host din
IGNORE PATH Data[7]/host dout Data[7]/host din
IGNORE PATH Data[0]/read disable Data[0]/host din
IGNORE PATH Data[1]/read disable Data[1]/host din
[GNORE PATH Data[2]/read disable Data[2]/host din
GNORE PATH Data[3]/read disable Data[3]/host din
IGNORE PATH Data[4]/read disable Data[4]/host din
[GNORE PATH Data[5]/read disable Data[5]/host din
GNORE PATH Data[6]/read disable Data[6]/host din
IGNORE PATH Data[7]/read disable Data[7]/host din
```

*************** Genesil Screen Dump -- Fri Jun 24 07:41:46 1988 ***************** Timing Analyzer Chip: ~sni/sni/xserial ______Genesil Version v7.0_Beta-----VIOLATION MODE Corner: GUARANTEED Fabline: NSC CN12A Voltage:5.00v Junction Temperature: 47 deg C External Clock: Net clk Included setup files: #0 nom_phase_c (nominal op. cond. for Net_clk) NO VIOLATIONS Hold time check margin: 2.0ns RECORD UTILITY OVERLAY INSERT MESSAGES GRAPHICS FORM BACK TIMING>VIOLATIONS>

un 26 09:24 1988 screen.106 Page 3

Genesil Screen Dump -- Fri Jun 24 13:08:03 1988

************************ Timing Analyzer Chip: ~sni/sni/xserial

VIOLATION MODE

Corner: GUARANTEED Fabline: NSC CN12A Voltage: 5.00v

Junction Temperature: 47 deg C External Clock: Proc clk

Included setup files:

(nominal op. cond. for Proc clk) #0 nom_phase_a

NO VIOLATIONS

Hold time check margin: 2.0ns

OVERLAY RECORD UTILITY INSERT MESSAGES GRAPHICS FORM

BACK

>TIMING>VIOLATIONS>

Jun 26 09:24 1988 screen.106 Page 4 ******************************** Genesil Screen Dump -- Fri Jun 24 15:43:49 1988 *************** Timing Analyzer Chip: ~sni/sni/xserial VIOLATION MODE Corner: GUARANTEED Fabline: NSC CN12A Voltage: 4.50v Junction Temperature:92 deg C External Clock: Net clk Included setup files: (max. temp. min v. for Net clk) #0 max_phase_c NO VIOLATIONS Hold time check margin: 2.0ns

INSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY

BACK

>TIMING>VIOLATIONS>

INSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY

BACK

TIMING>VIOLATIONS>